Senior RTL Architect – RISC-V SoC Design

Starfive International

Santo Niño 1st

On-site

PHP 800,000 - 1,200,000

Full time

7 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

StarFive International is seeking a talented RTL Design Engineer to join its RISC‑V CPU/SoC team. You will design, implement and optimize SystemVerilog modules and collaborate with architects, verification and backend teams to balance timing, power and area.

You should have a strong foundation in digital design and processor microarchitecture, plus experience with SystemVerilog and programming languages. The role offers a challenging, fast‑paced environment in a growing semiconductor company.

Qualifications

  • BS/MS/PhD with course work in Electrical Engineering, Computer Architecture, or related fields.
  • Strong knowledge of digital design fundamentals including FSMs and timing.
  • Proficient in SystemVerilog for RTL design.
  • Experience with C/C++ and scripting (Perl/Python) is a plus.
  • Comfortable in Linux server environments.

Responsibilities

  • Design, implement and improve RTL modules using SystemVerilog.
  • Translate design requirements into microarchitecture specifications and clean, synthesizable RTL.
  • Maintain clear design documentation, including interface definitions and timing diagrams.
  • Own functional modules through development cycle; collaborate with architects, verification, and backend teams.

Skills

SystemVerilog
C/C++
Perl/Python
Digital design fundamentals
Processor microarchitecture

Education

Bachelor's/Master's/PhD in Electrical Engineering or Computer Architecture/Systems Engineering/Software Development

Tools

Linux

Job description

StarFive International is seeking a talented RTL Design Engineer to join its RISC‑V CPU/SoC team. You will design, implement and optimize SystemVerilog modules and collaborate with architects, verification and backend teams to balance timing, power and area.

You should have a strong foundation in digital design and processor microarchitecture, plus experience with SystemVerilog and programming languages. The role offers a challenging, fast‑paced environment in a growing semiconductor company.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Designer, Systems (Computer)
Senior Designer, Systems (Computer)

Starfive International • Santo Niño 1st

On-site
PHP 800,000 - 1,200,000
Staff Engineer - Physical Design
Staff Engineer - Physical Design

SiFive, Inc. • Hinoba-an

On-site
PHP 1,100,000 - 2,100,000
Entry-Level RISC-V Physical Design Engineer
Entry-Level RISC-V Physical Design Engineer

SiFive, Inc. • Hinoba-an

On-site
PHP 400,000 - 540,000
Sr Engineer, CPU Implementation & Flow Automation
Sr Engineer, CPU Implementation & Flow Automation

SiFive, Inc. • Hinoba-an

On-site
PHP 1,653,000 - 2,975,000
Senior Engineer, Physical Design - Interconnects
Senior Engineer, Physical Design - Interconnects

SiFive, Inc. • Hinoba-an

On-site
PHP 7,505,000 - 11,257,000
Senior Physical Design Engineer: ML-Driven RTL-to-GDS
Senior Physical Design Engineer: ML-Driven RTL-to-GDS

SiFive, Inc. • Hinoba-an

On-site
PHP 1,653,000 - 2,975,000
Senior Principal Engineer, Physical Design Methodology & RTL-to-GDS Architecture
Senior Principal Engineer, Physical Design Methodology & RTL-to-GDS Architecture

SiFive, Inc. • Hinoba-an

On-site
PHP 397,000 - 595,000
Staff Physical Design Engineer: PPA & Timing Expert
Staff Physical Design Engineer: PPA & Timing Expert

SiFive, Inc. • Hinoba-an

On-site
PHP 1,100,000 - 2,100,000
Sr Engineer, Low Power Verification & Formal Equivalence
Sr Engineer, Low Power Verification & Formal Equivalence

SiFive, Inc. • Hinoba-an

On-site
PHP 900,000 - 1,300,000
Senior Formal Verification Engineer – RISC-V/Chisel
Senior Formal Verification Engineer – RISC-V/Chisel

SiFive, Inc. • Hinoba-an

On-site
PHP 7,509,000 - 11,890,000