Senior Mixed Signal Design Engineer (MEMS/CMOS) - Visas Supported

European Tech Recruit; Den Haag; On-site; EUR 60,000 - 90,000; Full time

Job summary

European Tech Recruit is seeking an experienced Mixed-Signal Design Engineer in Delft, Netherlands to join a leading MEMS and Analog semiconductor company specializing in precision timing solutions.

You will design analog and mixed-signal circuits, verify with simulations, and collaborate with layout and product teams to bring blocks from concept to silicon. The role demands a MS/PhD in EE with 4+ years of related experience and deep CMOS/noise expertise.

Qualifications

• MS or PhD in Electrical Engineering with related experience.
• Strong track record with silicon and published work is preferred.
• Detailed knowledge of CMOS circuits and noise analysis.

Responsibilities

• Design analog and mixed-signal circuits to meet architectural specs.
• Contribute to architectural definition and chip integration.
• Perform design and verification simulations, including post-layout extraction with DFT/DFM.
• Coordinate with Layout Engineers to validate layout and methods.
• Document blocks and hold design reviews, both preliminary and final.
• Participate in chip bring-up, evaluation and characterization of owned blocks.
• Collaborate with Product, Characterization, Test and Applications Engineers.
• Support other projects as needed by management.

Skills

CMOS Circuits

Noise Analysis

PLL Design

Analog & Digital Filters

Cadence Tools

MATLAB

VerilogA

Education

MS in Electrical Engineering

PhD in Electrical Engineering

Tools

Cadence Analog Design Tools

VerilogA

MATLAB

Job description

Location: Delft, Netherlands (Visas Supported)

A fantastic opportunity for an experienced Mixed-Signal Design Engineer to join a leading MEMS and Analog Semiconductor company, who offer the industry’s most advanced and most reliable timing solutions. There products have applications ranging from high-performance Networking and Communications Infrastructure to ultra-low power Mobile platforms, including wearable devices.

In this role, you will contribute to building precision timing circuits, leveraging the companies industry-leading MEMS technology.

Responsibilities:

• Design Analog and Mixed-Signal Circuits meeting architectural requirements and technical specifications
• Contribute to the architectural definition of the design and chip integration
• Perform calculations, design and verification simulations to ensure building blocks meet specifications at the schematic level and after post-layout extraction, while fully provisioning for DFT and DFM
• Work closely with Layout Engineers to validate proper layout, using all best-known methods
• Document assigned blocks, and hold preliminary and final design review meetings
• Actively participate in the chip bring-up, evaluation and characterization, with emphasis on owned blocks
• Work cross-functionally with Product, Characterization, Test, and Application Engineers on issues related to owned circuit blocks
• Support other projects as needed by management or as business needs change

Qualifications & Requirements:

• M.S. in Electrical Engineering or related field with minimum 4 years of related experience, or Ph.D. in Electrical Engineering with minimum 2 years of related experience
• Excellent academic record with published research projects prototyped and proven in silicon
• Detailed knowledge of CMOS Circuits and noise analysis

Core expertise in one of the following areas:

• Integer-N and fractional-N PLL
• Temperature sensor
• Analog and digital filters
• Quartz or MEMS oscillator
• Sub-threshold circuits
• Low noise regulator and bandgap
• High-speed output drivers
• Ability to oversee circuit layout for critical blocks
• Knowledge of programming languages: MATLAB, VerilogA
• Proficient in using Cadence analog design tools

By applying to this role you understand that we may collect your personal data, store and process it on our systems. For more information please see our Privacy Notice (https://eu-recruit.com/wp-content/uploads/2025/01/European-Tech-Recruit-Privacy-Notice-2025.pdf)