Senior Analog Mixed Signal Design Engineer (CMOS/PLL/Oscillators) - Visas Supported

European Tech Recruit; Delft; Sur place; EUR 60 000 - 80 000; Plein temps

Résumé du poste

European Tech Recruit is seeking an experienced Mixed-Signal Design Engineer in Delft, Netherlands, to join a leading MEMS and Analog Semiconductor company. The role involves designing precision timing circuits using advanced MEMS technology and collaborating with cross-functional teams. Candidates must hold an M.S. or Ph.D. in Electrical Engineering and possess in-depth knowledge of CMOS circuits, programming skills in MATLAB and VerilogA, along with proficiency in Cadence tools.

Qualifications

• Minimum 4 years of related experience for M.S. candidates, or 2 years for Ph.D. candidates.
• Excellent academic record with published silicon-proven research projects.
• Core expertise in Integer-N and fractional-N PLL or similar areas.

Responsabilités

• Design Analog and Mixed-Signal Circuits meeting architectural requirements.
• Contribute to architectural definition and chip integration.
• Perform calculations and design simulations.

Connaissances

CMOS Circuits and noise analysis

MATLAB

VerilogA

Cadence analog design tools

Formation

M.S. in Electrical Engineering or related field

Ph.D. in Electrical Engineering

Description du poste

Location: Delft, Netherlands (Visas Supported)

A fantastic opportunity for an experienced Mixed-Signal Design Engineer to join a leading MEMS and Analog Semiconductor company, who offer the industry’s most advanced and most reliable timing solutions. There products have applications ranging from high-performance Networking and Communications Infrastructure to ultra-low power Mobile platforms, including wearable devices.

In this role, you will contribute to building precision timing circuits, leveraging the companies industry-leading MEMS technology.

Responsibilities

• Design Analog and Mixed-Signal Circuits meeting architectural requirements and technical specifications
• Contribute to the architectural definition of the design and chip integration
• Perform calculations, design and verification simulations to ensure building blocks meet specifications at the schematic level and after post-layout extraction, while fully provisioning for DFT and DFM
• Work closely with Layout Engineers to validate proper layout, using all best-known methods
• Document assigned blocks, and hold preliminary and final design review meetings
• Actively participate in the chip bring-up, evaluation and characterization, with emphasis on owned blocks
• Work cross-functionally with Product, Characterization, Test, and Application Engineers on issues related to owned circuit blocks
• Support other projects as needed by management or as business needs change

Qualifications & Requirements

• M.S. in Electrical Engineering or related field with minimum 4 years of related experience, or Ph.D. in Electrical Engineering with minimum 2 years of related experience
• Excellent academic record with published research projects prototyped and proven in silicon
• Detailed knowledge of CMOS Circuits and noise analysis
• Core expertise in one of the following areas:

• Integer-N and fractional-N PLL
• Temperature sensor
• Analog and digital filters
• Quartz or MEMS oscillator
• Sub-threshold circuits
• Low noise regulator and bandgap
• High-speed output drivers

• Ability to oversee circuit layout for critical blocks
• Knowledge of programming languages: MATLAB, VerilogA
• Proficient in using Cadence analog design tools

By applying to this role you understand that we may collect your personal data, store and process it on our systems. For more information please see our Privacy Notice (https://eu-recruit.com/about-us/privacy-notice/)