Engineer II, Analog Mixed-Signal Design

SiTime

Rijswijk

On-site

EUR 90,000 - 140,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

SiTime is seeking an Analog Mixed-Signal Circuit Design Engineer to advance precision timing circuits based on MEMS technology. The role spans networking, communications infrastructure, and mobile platforms, including wearables, with a focus on silicon-proven performance.

You'll design analog/mixed-signal blocks, collaborate with layout and product teams, implement verification and DFT/DFM, and help bring-up and characterize chips. A strong academic record and Cadence proficiency are required.

Qualifications

  • MS or PhD in Electrical Engineering required.
  • Proven knowledge of CMOS circuits and noise analysis.
  • Proficient in Cadence analog design tools.
  • Programming experience with MATLAB and VerilogA.

Responsibilities

  • Design analog and mixed-signal circuits meeting architectural requirements and specifications.
  • Contribute to architectural definition of the design and chip integration.
  • Perform simulations and verification to ensure blocks meet specs at schematic level and after post-layout extraction (DFT/DFM).
  • Collaborate with Layout Engineers to validate layout using best-known methods.
  • Document blocks and run design reviews (preliminary and final).
  • Participate in chip bring-up, evaluation and characterization of owned blocks.
  • Cross-functionally work with Product, Characterization, Test and Applications Engineers on issues related to owned blocks.

Skills

MATLAB
VerilogA

Education

MS or Ph.D. in Electrical Engineering

Tools

Cadence analog design tools

Job description

Job Summary

The Analog Mixed-Signal Circuit Design Engineer contributes to building precision timing circuits, leveraging SiTime’s industry‑leading MEMS technology. These products have applications ranging from high-performance Networking and Communications Infrastructure to ultra‑low power Mobile platforms, including wearable devices. It is not necessary to meet all job requirements to be a qualified candidate for the position.

Responsibilities
  • Design analog and mixed‑signal circuits meeting architectural requirements and technical specifications
  • Contribute to the architectural definition of the design and chip integration
  • Perform calculations, design and verification simulations to ensure building blocks meet specifications at the schematic level and after post‑layout extraction, while fully provisioning for DFT and DFM
  • Work closely with Layout Engineers to validate proper layout, using all best‑known methods
  • Document assigned blocks, and hold preliminary and final design review meetings
  • Actively participate in the chip bring‑up, evaluation and characterization, with emphasis on owned blocks
  • Work cross‑functionally with Product, Characterization, Test, and Application Engineers on issues related to owned circuit blocks
  • Support other projects as needed by management or as business needs change
Qualifications & Requirements
  • M.S. or Ph.D. in Electrical Engineering
  • Excellent academic record with published research projects prototyped and proven in silicon
  • Detailed knowledge of CMOS circuits and noise analysis
  • Graduate coursework and design expertise in one or more of the following analog blocks:
    • Integer‑N and fractional‑N PLLs
    • Temperature sensors
    • Sigma‑delta ADCs
    • Analog and digital filters
    • Differential and cascode amplifiers
    • Low‑noise buffers
    • High‑speed output drivers
    • Sub‑threshold circuits
    • Low‑noise regulator and bandgap circuits
  • Knowledge of programming languages: MATLAB, VerilogA
  • Proficient in using Cadence analog design tools
  • Ability to oversee circuit layout for critical blocks
Desired Characteristics & Attributes
  • Passionate, self‑starter with strong commitment to flawless execution
  • Excellent written and verbal communication skills required
  • Ability to work well with others in a collaborative, fast‑paced team environment

SiTime is an Equal Opportunity Employer . We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Engineer II, Analog Mixed-Signal Design
Engineer II, Analog Mixed-Signal Design

Qabird • Rijswijk

On-site
EUR 90,000 - 120,000
Sr. Analog Mixed Signal Circuit Design Engineer
Sr. Analog Mixed Signal Circuit Design Engineer

The Preferred Supplier • Delft

On-site
EUR 70,000 - 90,000
Principal Analog Mixed-Signal Engineer
Principal Analog Mixed-Signal Engineer

SiTime • Rijswijk

On-site
EUR 80,000 - 120,000
Quarterly bonus tied to innovation goals
Equity grants
Analog Mixed-Signal Design Engineer II - Precision Timing
Analog Mixed-Signal Design Engineer II - Precision Timing

SiTime • Rijswijk

On-site
EUR 90,000 - 140,000
Analog/Mixed-Signal Design Engineer — Precision Timing
Analog/Mixed-Signal Design Engineer — Precision Timing

Qabird • Rijswijk

On-site
EUR 90,000 - 120,000
Director, Circuit Design Engineering
Director, Circuit Design Engineering

Sitime-Corporation • Rijswijk

On-site
EUR 150,000 - 230,000
Director, Circuit Design Engineering
Director, Circuit Design Engineering

SiTime Corp. • Netherlands

On-site
EUR 180,000 - 240,000
Quarterly bonus
Equity grants
Analog Mixed Signal Design Engineer
Analog Mixed Signal Design Engineer

The Preferred Supplier • Delft

On-site
EUR 60,000 - 90,000
Sr. Engineer, Verifications
Sr. Engineer, Verifications

Qabird • Rijswijk

On-site
EUR 65,000 - 85,000
Base salary
Bonus based on goals
Equity options
Director, Circuit Design Engineering
Director, Circuit Design Engineering

Qabird • Rijswijk

On-site
EUR 150,000 - 230,000
Equity grants