Senior Testchip Design Engineer – Hybrid, End-to-End

Intel Corporation

Penang

Hybrid

MYR 180,000 - 240,000

Full time

2 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Intel Corporation in Penang, Malaysia seeks a Senior Engineer to lead end-to-end testchip design and execution for advanced process nodes. You will own the layout flow, define test structures, and drive integration and Tape-In delivery with hands-on leadership across cross-site teams.

The role requires strong scripting skills and a track record of delivering on complex design rules, with experience in automation and AI strategies to boost throughput.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field required; Master's degree preferred.
  • Deep knowledge of design rules and ability to interpret runsets for test structures.
  • Solid understanding of full testchip design flow from spec to Tape-In delivery.
  • Proven scripting skills (Python, Tcl, Perl) with automation experience.

Responsibilities

  • Lead end-to-end testchip execution across multiple blocks and manage schedule through Tape-In.
  • Define test structure requirements and collaborate with yield and process teams for iteration to spec.
  • Own full-flow layout execution across cell heights and layers with DRC-clean sign-off.
  • Deliver Testrow Integration including generation, fill, checks, and signal plot verification.
  • Define and deploy automation/AI strategies to accelerate execution and reduce manual work.
  • Mentor engineers and drive cross-site collaboration between design, yield, and process teams.

Skills

Design rule interpretation
Test structure development
Layout execution
Python scripting
Leadership experience
Automation & AI strategies

Education

Bachelor's degree in Electrical/Computer Engineering
Master's degree preferred

Tools

Python
Tcl
Perl

Job description

Intel Corporation in Penang, Malaysia seeks a Senior Engineer to lead end-to-end testchip design and execution for advanced process nodes. You will own the layout flow, define test structures, and drive integration and Tape-In delivery with hands-on leadership across cross-site teams.

The role requires strong scripting skills and a track record of delivering on complex design rules, with experience in automation and AI strategies to boost throughput.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Testchip Design Lead: End-to-End & Automation
Senior Testchip Design Lead: End-to-End & Automation

Intel Corporation • George Town

Hybrid
MYR 180,000 - 240,000
Senior Testchip Design Engineer – Lead End-to-End DRC/Tape-In
Senior Testchip Design Engineer – Lead End-to-End DRC/Tape-In

Intel Corporation • Seberang Perai

Hybrid
MYR 180,000 - 300,000
Senior Testchip Design Lead - End-to-End Ownership
Senior Testchip Design Lead - End-to-End Ownership

Intel Corporation • Kuala Lumpur

Hybrid
MYR 180,000 - 240,000
Testchip Design Engineer
Testchip Design Engineer

Intel Corporation • George Town

Hybrid
MYR 180,000 - 240,000
Testchip Design Engineer
Testchip Design Engineer

Intel Corporation • Penang

Hybrid
MYR 180,000 - 240,000
Testchip Design Engineer
Testchip Design Engineer

Intel Corporation • Seberang Perai

Hybrid
MYR 180,000 - 300,000
Testchip Design Engineer
Testchip Design Engineer

Intel Corporation • Kuala Lumpur

Hybrid
MYR 180,000 - 240,000
Senior CPU Physical Design Engineer - Hybrid
Senior CPU Physical Design Engineer - Hybrid

Intel Corporation • Bayan Lepas

Hybrid
MYR 150,000 - 210,000
Senior CPU Circuit Design Engineer - Hybrid (Penang)
Senior CPU Circuit Design Engineer - Hybrid (Penang)

Intel Corporation • George Town

Hybrid
MYR 180,000 - 300,000
Senior Test-Chip & Analog Layout Lead, Penang R&D
Senior Test-Chip & Analog Layout Lead, Penang R&D

Infineon Technologies • Penang

On-site
MYR 100,000 - 150,000