Senior Testchip Design Lead: End-to-End & Automation

Intel Corporation

George Town

Hybrid

MYR 180,000 - 240,000

Full time

7 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Intel Corporation in Malaysia seeks a senior engineer to lead end-to-end testchip design and execution for advanced process nodes, combining design rule validation, test structure design, and layout execution with cross‑functional collaboration.

You will own the full-flow layout across all cells, drive integration and Tape‑In readiness, and define automation and AI strategies to accelerate execution while mentoring junior engineers across distributed sites.

Qualifications

  • 8+ years in layout design, test structure development, and DRC-clean sign-off on advanced nodes.
  • Experience leading cross-site teams and delivering on schedule.
  • Proficient in scripting for automation (Python, Tcl, Perl).

Responsibilities

  • Lead end-to-end testchip design and delivery across blocks.
  • Define test structure requirements and ensure DRC-clean sign-off.
  • Drive automation and AI strategies to accelerate execution.
  • Mentor engineers and align cross-site teams.

Skills

Layout design
Test structure development
Flow methodology
Scripting
Leadership

Education

Bachelor's degree in Electrical/Computer Engineering

Tools

Python
Tcl
Perl

Job description

Intel Corporation in Malaysia seeks a senior engineer to lead end-to-end testchip design and execution for advanced process nodes, combining design rule validation, test structure design, and layout execution with cross‑functional collaboration.

You will own the full-flow layout across all cells, drive integration and Tape‑In readiness, and define automation and AI strategies to accelerate execution while mentoring junior engineers across distributed sites.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Testchip Design Engineer – Hybrid, End-to-End
Senior Testchip Design Engineer – Hybrid, End-to-End

Intel Corporation • Penang

Hybrid
MYR 180,000 - 240,000
Senior Testchip Design Lead - End-to-End Ownership
Senior Testchip Design Lead - End-to-End Ownership

Intel Corporation • Kuala Lumpur

Hybrid
MYR 180,000 - 240,000
Testchip Design Engineer
Testchip Design Engineer

Intel Corporation • George Town

Hybrid
MYR 180,000 - 240,000
Testchip Design Engineer
Testchip Design Engineer

Intel Corporation • Penang

Hybrid
MYR 180,000 - 240,000
Testchip Design Engineer
Testchip Design Engineer

Intel Corporation • Kuala Lumpur

Hybrid
MYR 180,000 - 240,000
Semiconductor Test & Product Validation Engineer
Semiconductor Test & Product Validation Engineer

Intel Corporation • Kuala Lumpur

On-site
MYR 42,000 - 66,000
Senior Full-Chip Physical Design Engineer (Hybrid)
Senior Full-Chip Physical Design Engineer (Hybrid)

Intel Corporation • Penang

Hybrid
MYR 180,000 - 300,000
Senior Test-Chip & Analog Layout Lead, Penang R&D
Senior Test-Chip & Analog Layout Lead, Penang R&D

Infineon Technologies • Penang

On-site
MYR 100,000 - 150,000
Senior IC/SoC Physical Design Engineer | End-to-End Tapeout
Senior IC/SoC Physical Design Engineer | End-to-End Tapeout

UST Malaysia • Seberang Perai

On-site
MYR 200,000 - 280,000
Senior Manager, Analog Mixed-Signal Testchip & Layout
Senior Manager, Analog Mixed-Signal Testchip & Layout

Infineon Technologies AG • Penang

On-site
MYR 120,000 - 150,000