Mixed Signal Logic Design Engineer

Intel Corporation

Malaysia

Hybrid

MYR 120,000 - 180,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Intel Corporation in Malaysia (Penang) invites an experienced RTL Design Engineer to join a team developing logic design, RTL coding, and simulation for mixed-signal and high-speed IPs intended for full-chip integration.

The role focuses on architecture and microarchitecture definitions, design optimization for power, performance, and area, and collaboration with verification to ensure robust RTL features for SoC customers.

Qualifications

  • Experience designing RTL for mixed-signal or high-speed IPs.
  • Knowledge of verification plans and debugging RTL issues.
  • Ability to collaborate with architecture, design, and SoC teams.

Responsibilities

  • Develops RTL coding and simulation for mixed-signal/high-speed IPs to generate IP blocks.
  • Participates in architecture/microarchitecture definition and design for full-chip integration.
  • Reviews verification plans and resolves RTL issues to ensure design correctness.

Job description

Job Details

Job Description: Develops the logic design, register transfer level (RTL) coding, and simulation for mixed signal and/or high-speed IPs required to generate cell libraries, functional units, IP blocks, and subsystems for integration in full chip designs. Participates in the definition of architecture and microarchitecture features of the block being designed. Applies various strategies, tools, and methods for mixed signal designs including analog behavior modeling and circuit simulation to write RTL and optimize mixed signal logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation. Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features. Supports SoC customers to ensure high-quality integration of the IP block.

Qualifications

Job Type: Shift: Shift 1 (Malaysia) Primary Location: Malaysia, Penang Additional Locations:

Position of Trust N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.

  • Job posting details (such as work model, location or time type) are subject to change.
  • ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Mixed-Signal RTL Design Engineer (Hybrid Role)
Mixed-Signal RTL Design Engineer (Hybrid Role)

Intel Corporation • Malaysia

Hybrid
MYR 120,000 - 180,000
ASIC/FPGA Design Engineer
ASIC/FPGA Design Engineer

Intel Corporation • George Town

On-site
MYR 80,000 - 110,000
ASIC/FPGA Design Engineer
ASIC/FPGA Design Engineer

Intel Corporation • Penang

Hybrid
MYR 80,000 - 120,000
Analog Circuit Design Engineer
Analog Circuit Design Engineer

754 Altera Semiconductor Technology (M) Sdn. Bhd. • George Town

On-site
MYR 110,000 - 160,000
Standard Cell Design Engineer
Standard Cell Design Engineer

Intel Corporation • Penang

Hybrid
MYR 67,000 - 112,000
Senior USB IP Design Verification Engineer
Senior USB IP Design Verification Engineer

Intel Corporation • Malaysia

Hybrid
MYR 120,000 - 180,000
Senior USB IP Design Verification Engineer
Senior USB IP Design Verification Engineer

Intel Corporation • Kulim

Hybrid
MYR 180,000 - 240,000
Senior USB IP Design Verification Engineer
Senior USB IP Design Verification Engineer

Intel • George Town

Hybrid
MYR 180,000 - 240,000
Senior USB IP Design Verification Engineer
Senior USB IP Design Verification Engineer

Intel • Kulim

Hybrid
MYR 120,000 - 180,000
CPU–SoC Mask Layout Designer (Diploma Level Contract role) - Silicon Engineering Group (SiG)
CPU–SoC Mask Layout Designer (Diploma Level Contract role) - Silicon Engineering Group (SiG)

Intel • George Town

Hybrid
Mentorship from industry experts
Hands-on exposure to silicon design
Opportunities for continuous learning