Design for Test (DFT) Engineer

Technopals Pte.

Penang

On-site

MYR 90,000 - 150,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Technopals Pte. Ltd. in Penang, Malaysia, seeks a Design for Test (DFT) Engineer with 4+ years of hands-on experience to implement and verify DFT architectures for complex ASIC/SoC. Strong background in Siemens Tessent and advanced ATPG/scan techniques is required.

The role involves performing scan insertion, ATPG pattern generation, coverage analysis, and documenting DFT methodologies for project reviews. Familiarity with PCIe/SoC test flows and scripting to automate tasks is a plus.

Qualifications

  • 4+ years of hands-on experience in implementing and verifying DFT architectures for complex ASIC/SoC.

Responsibilities

  • Perform scan insertion, ATPG pattern generation, and coverage analysis using industry tools.
  • Document DFT methodologies, test coverage metrics, and deliverables for project reviews.
  • Spyglass Check

Skills

Siemens Tessent
Scan
ATPG
Boundary Scan
JTAG
Fault Simulation
Coverage Analysis
Low-Power Test

Education

B.E./B.Tech./M.E./M.Tech in Electronics or VLSI

Tools

Script: Perl/Tcl/Python

Job description

  • Industry Electrical/Electronic Manufacturing
  • Nationality Open for foreigners
  • City Penang
  • Country Malaysia
  • Postal Code 11300
Job Description

Job Description :

Role Overview: We are looking for a Design for Test(DFT) Engineer to join our growing team in Malaysia. The ideal candidate shouldhave 4+ years of hands-on experience in implementing and verifying DFTarchitectures for complex ASIC/SoC

Key Responsibilities:

  • Perform scan insertion, ATPG pattern generation,and coverage analysis using industry tools.
  • Document DFT methodologies, test coveragemetrics, and deliverables for project reviews.
  • Spyglass Check

Technical Skills Required:

  • Strong experience with Siemens Tessent toolsets.
  • Expertise in Scan, ATPG, Boundary Scan, and JTAG.
  • Experience with fault simulation, coverageimprovement, and DRC closure.
  • Familiarity with test compression, hierarchicalDFT, and low-power test methodologies.
  • Scripting knowledge in Perl / Tcl / Python is anadvantage.

Soft Skills :

  • Strong analytical and debugging skills.
  • Excellent communication and coordinationabilities with cross-functional teams.
  • Proactive, self-motivated, and detail-oriented.

Education Qualification :B.E / B.Tech / M.E / M.Tech in Electronics, Electrical, or VLSI Engineering.

Technopals Pte.Ltd. is an Equal Opportunity Employer and does not discriminate on the basis of race or ethnicity, religion, sex, national origin, age, veteran disability or genetic information or any other reason prohibited by law in employment.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design For Test (DFT) Engineer
Design For Test (DFT) Engineer

DFStar Technology Sdn Bhd • Penang

On-site
MYR 120,000 - 180,000
DFT Engineer for ASIC/SoC Test & Validation
DFT Engineer for ASIC/SoC Test & Validation

Technopals Pte. • Penang

On-site
MYR 90,000 - 150,000
DFT / Test Engineer
DFT / Test Engineer

XINPAL (MALAYSIA) SDN. BHD. • Bayan Lepas

On-site
MYR 60,000 - 80,000
DFT Architect
DFT Architect

Altera • George Town

On-site
MYR 150,000 - 200,000
DFT Design Engineer for SoC/ASIC Test & Validation
DFT Design Engineer for SoC/ASIC Test & Validation

CADFEM APAC • Penang

On-site
MYR 90,000 - 150,000
DFT Engineer: SoC Test & Validation Expert
DFT Engineer: SoC Test & Validation Expert

DFStar Technology Sdn Bhd • Penang

On-site
MYR 120,000 - 180,000
Test Design Engineer
Test Design Engineer

CADFEM APAC • Penang

On-site
MYR 90,000 - 150,000
FPGA Silicon Design Verification Engineer
FPGA Silicon Design Verification Engineer

Altera • Bayan Lepas

On-site
MYR 120,000 - 180,000
DFT Test Engineer: Coverage & Debug Specialist
DFT Test Engineer: Coverage & Debug Specialist

Celestica • Penang

On-site
MYR 90,000 - 130,000
Design For Test (DFT) Verification Engineer
Design For Test (DFT) Verification Engineer

DFStar Technology Sdn Bhd • Bayan Lepas

On-site
MYR 90,000 - 150,000