HSIO/DDR Bench Test Engineer

North American Production Sharing, Inc.

Tijuana

Presencial

MXN 600.000 - 900.000

Jornada completa

Hace 13 días

Recibe más respuestas de empleadores

Envía un currículum específico para el puesto de trabajo en cuestión de minutos.

Descripción de la vacante

North American Production Sharing, Inc. is seeking a Post Silicon Engineering specialist to define test methodologies and characterize high-speed SERDES interfaces for PCIe, USB3, UFS, DP, MIPI, and memory subsystems.

The engineer will collaborate across IC Design, Systems Engineering, and Hardware Applications to bring up first silicon, validate electrical performance, and troubleshoot PI/SI issues in time-critical environments.

Formación

  • Fluent English communication ( >95% verbal and written).
  • Master's degree in Electrical/Computer Engineering or related field.
  • Strong understanding of VLSI technologies, CMOS analog/digital ICs and mixed-signal design.
  • Knowledge of high-speed testing and characterization techniques (eye diagrams, jitter).
  • Familiarity with SERDES characterization and DDR protocols.

Responsabilidades

  • Define and execute test methodologies for high-speed interfaces (PCIe, USB3, UFS, DP, MIPI, LPDDR/PC DDR).
  • Develop characterization plans to optimize design parameters and validate electrical compliance.
  • Lead first-silicon bring-up and debug; qualify designs fabricated externally.
  • Analyze parametric performance across operating conditions and configurations.
  • Collaborate with IC Design, Systems Engineering, Customer Engineering, and Hardware Applications teams to support chip bring-up and issue resolution.

Conocimientos

English fluency
Python
C#
Oscilloscopes
TDRs
VNAs
J-BERT systems
High-speed testing
SERDES
DDR protocols

Educación

Master's degree in EE/CE
Bachelor's degree in Engineering/CS

Herramientas

Python
C#
Oscilloscopes
TDRs
VNAs
J-BERT systems

Descripción del empleo

This position is for the Post Silicon Engineering group that develops test solutions for highly integrated SoCs (Systems on Chip). Main responsibilities include defining and executing test methodologies and characterization of high-speed SERDES interfaces such as PCIe, USB3, UFS, DP, MIPI (DSI, CSI), PLLs, and advanced LP-DDR & PC-DDR subsystem components, including DRAM, DRAM controllers, mixed-signal PHY IPs, IOs, clocking architecture, delay circuits, and power distribution networks.

The role involves developing and executing characterization plans for high-speed interfaces to optimize design parameters and validate electrical compliance. Responsibilities also include first-silicon bring-up and debug, qualification of designs fabricated at external foundries, and technical data analysis of parametric performance across different operating conditions and configurations.

The engineer will assist in hardware design and troubleshooting of Power Integrity (PI) and Signal Integrity (SI) issues related to package and board design. Close collaboration with IC Design, Systems Engineering, Customer Engineering, and Hardware Applications teams is required to support chip bring-up, debugging, customer issue resolution, and RMA investigations in time-critical environments.

The ideal candidate is passionate about delivering high-quality results, continuously learning about new technologies and products, staying informed on industry trends and competitor solutions, and supporting specialized engineering analyses such as feasibility studies, signal integrity investigations, and teardown analyses.

Preferred Qualifications
  • Fluent English communication skills (>95% verbal and written).
  • Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • Fresh graduates are encouraged to apply.
  • Strong understanding of VLSI technologies, CMOS analog and digital integrated circuits, mixed-signal design, and semiconductor physics.
  • Knowledge of high-speed testing and characterization techniques, including eye diagrams, differential signaling, jitter analysis, and signal integrity.
  • Familiarity with SERDES characterization, validation, and transmitter/receiver design blocks.
  • Understanding of DDR2/3/4/5 and LPDDR2/3/4/5 protocols, timing diagrams, and device specifications.
  • Hands-on experience with laboratory equipment such as oscilloscopes, TDRs, VNAs, and J-BERT systems.
  • Experience with Python or C# for test automation.
  • Familiarity with board design concepts, including schematic reviews and layout best practices.
  • Strong ASIC device-level characterization skills; system-level knowledge is an advantage.
  • Excellent documentation, communication, problem-solving, and debugging abilities.
  • Ability to work independently and proactively overcome technical challenges.
  • Strong interpersonal and teamwork skills with the ability to thrive in a fast-paced, multidisciplinary environment.
Minimum Qualifications
  • Fluent English communication skills (>95% verbal and written).
  • Bachelor's degree in Engineering, Computer Science, or a related field.
  • Minimum 1 year of relevant work experience.
  • Ability to work independently and take initiative in solving technical challenges.
  • Strong written and verbal communication skills with excellent organizational and documentation abilities while collaborating with local and remote teams.
Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra y suelta tu archivo aquí
Similar jobs

Puestos de trabajo similares que vale la pena comparar

HSIO/DDR Bench Test Engineer
HSIO/DDR Bench Test Engineer

Qualcomm • Tijuana

Presencial
MXN 480.000 - 660.000
High-Speed Interface Bench Test Engineer (DDR/LPDDR)
High-Speed Interface Bench Test Engineer (DDR/LPDDR)

North American Production Sharing, Inc. • Tijuana

Presencial
MXN 600.000 - 900.000
Post‑Silicon High‑Speed Interface Test Engineer
Post‑Silicon High‑Speed Interface Test Engineer

Qualcomm • Tijuana

Presencial
MXN 480.000 - 660.000
SoC Design & Synthesis Engineer
SoC Design & Synthesis Engineer

North American Production Sharing, Inc. • Tijuana

Presencial
MXN 600.000 - 900.000
SOC Design Verification Engineer– Pre-Si/Post-Si Verification
SOC Design Verification Engineer– Pre-Si/Post-Si Verification

Qualcomm • Tijuana

Presencial
MXN 450.000 - 750.000
Silicon Test Engineer (Digital)
Silicon Test Engineer (Digital)

Qualcomm • Tijuana

Presencial
MXN 1.213.000 - 1.561.000
SOC Design Verification Engineer, Staff– Pre-Si/Post-Si Verification
SOC Design Verification Engineer, Staff– Pre-Si/Post-Si Verification

Qualcomm • Tijuana

Presencial
MXN 900.000 - 1.300.000
No explicit perks listed
SoC/IP Design Verification Engineer
SoC/IP Design Verification Engineer

Intel • Región Centro

Presencial
MXN 700.000 - 1.100.000
Job Posting Title Silicon Test Engineer (Digital)
Job Posting Title Silicon Test Engineer (Digital)

Qualcomm • Tijuana

Presencial
MXN 1.214.000 - 1.562.000
Silicon Test Engineer
Silicon Test Engineer

Qualcomm • Tijuana

Presencial
MXN 1.222.000 - 1.573.000