R&D Digital FPGA Design Engineer

Argotec S.r.l.

San Mauro Torinese

Hybrid

EUR 45,000 - 60,000

Full time

6 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Hybrid work policy
Professional training and career dev.
Monthly Free-Day

Job summary

Argotec S.r.l. is seeking a motivated R&D Digital FPGA Design Engineer to join our Avionics-oriented R&D unit.

You will design HDL for On-Board Computers, Power Systems, and Telecommunication solutions destined for Earth orbit and deep-space missions. You will lead HDL design flows, validate architectures, optimize timing and power, and collaborate with cross-functional teams to deliver cutting-edge space technologies.

Qualifications

  • Master’s degree in Electronic Engineering, Computer Science, or related technical fields.
  • At least 2+ years of experience in a similar role.
  • Excellent communication skills and ability to collaborate with cross-functional teams.
  • Excellent written and oral communication in English.

Responsibilities

  • Design and develop FPGA architectures starting from system-level requirements.
  • Validate digital architecture through simulation and verification activities.
  • Perform FPGA implementation, integration, and testing activities.
  • Debugging and bug tracking for developed architecture.
  • Timing and power optimization of FPGA architectures.
  • Contribute to product development activities and project planning, working closely with cross-functional engineering teams.

Skills

Digital hardware design
C/C++
SystemVerilog
Python
VHDL/Verilog
FPGA development
Hardware-in-the-loop

Education

Master's degree in Electronic Engineering
Master's degree in Computer Science

Tools

Xilinx AMD
Radiant IDE
Microchip/Microsemi IDEs
Git
Jira
TCL scripting

Job description

To support our Company’s growth, we are looking for a motivated R&D Digital FPGA Design Engineer to expand a rapidly growing team within our Research and Development Unit. Reporting directly to the Lead of the R&D Avionics team, you will work on inspirational projects, contributing to the development of new products and technologies in support of next generation’s space assets. The focus will be on designing and developing HDL for On-Board Computers, Power Systems, and Telecommunication solutions, intended for both Earth’s orbit and deep-space missions, including the Moon and Mars.

DUTIES
  • Design and develop FPGA architectures starting from system-level requirements
  • Validate digital architecture through simulation and verification activities
  • Perform FPGA implementation, integration, and testing activities
  • Debugging and bug tracking for developed architecture
  • Timing and power optimization of FPGA architectures
  • Contribute to product development activities and project planning, working closely with cross-functional engineering teams
GENERAL REQUIREMENTS
  • Master’s degree in Electronic Engineering, Computer Science, or related technical fields
  • At least 2+ years of experience in a similar role
  • Excellent communication skills and ability to collaborate with cross-functional teams
  • Excellent written and oral communication in English
  • Proactive mindset and commitment to continuous learning and professional growth
REQUIRED EXPERIENCES & SKILLS
  • Very good understanding of digital hardware design
  • Very good understanding of C, C++, SystemVerilog, Python
  • Very good understanding of VHDL or Verilog
  • Good knowledge of FPGA development methods and processes
  • Knowledge of laboratory instrumentation for prototyping and testing
  • Knowledge of debug tools for and testing with hardware in the loop
  • Strong analytical mindset and structured problem-solving approach
  • Ability to manage multiple priorities and technical challenges under tight deadlines
ADDITIONAL ASSETS
  • Experience with Universal Verification Methodology (UVM)
  • Experience in embedded software development (C/C++)
  • Knowledge of Xilinx AMD, Radiant and Microsemi IDEs
  • Knowledge of digital interface standards for intra-board and inter-board IO
  • Usage of versioning systems (Git, Jira)
  • Knowledge of scripting languages (TCL)
WHY JOIN ARGOTEC?
  • Opportunity to work with highly motivated colleagues in a very innovative environment
  • Professional training and career development opportunities
  • Flexible working time schedule and a hybrid work policy
  • Monthly “Free-Day” - every second Friday: time off to dedicate to your family and/or hobbies
  • A diversified community that organizes extra-work and fun activities

SALARY RANGE: 45.000 - 60.000 EUR Argotec reserves the right to assess the appropriate job level and compensation package based on objective criteria emerging throughout the selection process. These evaluations will be carried out in alignment with the candidate’s seniority, skills, and experience, as well as with the scope and responsibilities of the role. Any compensation proposal will be defined in compliance with the principles of fairness, transparency, and equal opportunity, in accordance with applicable regulations.

Our selection process is built on impartiality, transparency, and equal opportunity, ensuring that every candidate is evaluated based on skills, experience, and potential. As part of our commitment to inclusivity, we actively encourage applications from individuals belonging to protected categories (Law 68/99). At Argotec, we’re proud to be an equal opportunity employer. We celebrate diversity and inclusion, welcoming individuals of all backgrounds. This opportunity is open to everyone, regardless, for instance, of ethnic or cultural background, color, religion, sex, gender identity, sexual orientation, or national origin. Join us in a workplace where everyone belongs.

This announcement is aimed at both sexes, under laws 903/77 and 125/91, and to people of all ages and all nationalities, under legislative decrees 215/03 and 216/03.

Argotec is an Italian aerospace company specializing in the production of small satellite platforms (from 6U Cubesats up to +250kg-platforms) and innovative products to improve the comfort of space explorers. Thanks to its facilities and know-how, the company’s activities follow the “all in-house” concept, which includes design, development, integration, qualification, and operational services. At Argotec, we’re not just building satellites; we’re shaping the future of space innovation.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

R&D Digital FPGA Design Engineer
R&D Digital FPGA Design Engineer

Argotec • San Mauro Torinese

Hybrid
EUR 45,000 - 60,000
Hybrid work policy
Flexible working hours
Monthly Free-Day
Avionics System Engineer
Avionics System Engineer

Argotec S.r.l. • San Mauro Torinese

Hybrid
EUR 30,000 - 40,000
Flexible hours
Hybrid work policy
Free-Day every second Friday
+1
Senior Software Embedded Engineer
Senior Software Embedded Engineer

Argotec S.r.l. • San Mauro Torinese

Hybrid
EUR 40,000 - 50,000
Hybrid work policy
Flexible schedule
Free day every month
Product Development Engineer
Product Development Engineer

Argotec S.r.l. • San Mauro Torinese

Hybrid
EUR 30,000 - 40,000
Hybrid work policy
Monthly Free-Day on every secondFriday
Professional training and career dev.
Space Missions Engineer
Space Missions Engineer

Argotec S.r.l. • San Mauro Torinese

Hybrid
EUR 40,000 - 50,000
Flexible working hours
Hybrid work policy
Monthly Free-Day on the second Friday
+1
Platform Systems Engineer
Platform Systems Engineer

Argotec S.r.l. • San Mauro Torinese

Hybrid
EUR 35,000 - 45,000
Hybrid work policy
Professional training and career dev
Monthly Free-Day
+1
Flight Dynamics and Mission Analysis Lead
Flight Dynamics and Mission Analysis Lead

Argotec S.r.l. • San Mauro Torinese

Hybrid
EUR 40,000 - 55,000
Hybrid work policy
Monthly Free-Day on every secondFriday
Professional training and career dev.
+1
Senior AOCS Systems Engineer
Senior AOCS Systems Engineer

Argotec S.r.l. • San Mauro Torinese

Hybrid
EUR 40,000 - 50,000
Hybrid work policy
Free-Day (second Friday)
Head of AIT Engineering Unit
Head of AIT Engineering Unit

Argotec S.r.l. • San Mauro Torinese

Hybrid
EUR 55,000 - 65,000
Hybrid work policy
Free-day Fridays (monthly)
Career development and training
Validation and Verification Systems Engineer
Validation and Verification Systems Engineer

Argotec S.r.l. • San Mauro Torinese

Hybrid
EUR 35,000 - 45,000
Hybrid work policy
Monthly Free-Day
Career development opportunities