Staff Memory Systems Design Engineer

Western Digital; Bengaluru; On-site; INR 2,800,000 - 5,600,000; Full time

Job summary

Western Digital in Bengaluru seeks a senior PCIe system design expert to own end-to-end PCIe for NVMe SSD products across client laptops and servers, spanning PHY/MAC review through SoC integration and firmware guidance for robust link training.

You will lead platform bring-up, define lane policy, manage power states and L1/L0p transitions, and provide detailed FW runbooks for training, errors, and recovery, coordinating across teams and customers.

Qualifications

• Experience with PCIe Gen5/Gen6 and NVMe endpoints in storage hardware.
• Ability to define platform-facing PCIe/SFR requirements for FW use.
• Knowledge of power-state transitions and link-training procedures.

Responsibilities

• Own system-level PCIe Gen5/Gen6 architecture from NVMe endpoint perspective.
• Define PCIe + NVMe integration across SSD products and platforms.
• Review PHY/MAC IP; specify integration constraints and clocks.
• SoC/ASIC integration including clocks, resets, power domains, and sidebands.
• Develop FW design guidelines, LTSSM observability, and error handling.
• Lead platform bring-up, enumeration, speed negotiation, and debugging.
• Coordinate cross-team and customer escalations; provide technical authority.

Skills

PCIe architecture

NVMe protocol

SoC integration

FW guidelines

Power management

Bring-up debugging

Platform interoperability

Job description

Job Description

Role Summary

Own the end-to-end PCIe system design for an NVMe SSD product line across client laptops and enterprise servers, from PHY/MAC review through ASIC/SoC integration, PCIe SFR/register analysis, and firmware design guidelines for robust link training, link transitions, low-power behavior. This role sits at the intersection of PCIe spec compliance, NVMe behavior, FW architecture, platform interoperability, and power/performance tuning.

Key Responsibilities

• Own system-level PCIe Gen5/Gen6 architecture from an NVMe SSD endpoint perspective
• Define and review PCIe + NVMe integration across SSD products
• PHY + MAC IP review, integration requirements and constraints
• SoC/ASIC integration: clocks, resets, power domains, straps, lane mapping, sidebands
• PCIe SFR + FW guidelines: flow control, LTSSM observability, power states, error handling
• Link & low power transitions: DLRM, L1, L1SS, L0p, ASPM, clock-down, APST Coordination
• Bring-up + debug: enumeration, speed negotiation, width detection, stability, AER/error recovery
• Customer requirement tuning: latency/power, performance, reliability and consistency
• Provide deep expertise in PCIe configuration and extended capability registers, including:
  • Link, power management, MSI/MSI-X, AER, BARs, L1SS
• Lead platform bring-up and debug:
  • Enumeration, link training, speed negotiation, power states, error handling
• Act as the technical authority for cross-team and customer escalations

Detailed Responsibilities (End-to-End PCIe for NVMe SSD)

1. PHY/MAC IP Review (System Design Perspective)

• Understand criteria for PHY/MAC/controller IP:
  • Gen5/Gen6 readiness, equalization capability, margining hooks, lane mapping flexibility
  • SRNS/SRIS tolerance, clocking modes, power management support
  • Observability: LTSSM state visibility, error counters, replay/NAK stats, equalization telemetry
• Review IP documents:
  • Reset sequences, compliance features, link speed change support
  • L1SS behavior, CLKREQ#/REFCLK control expectations
  • AER robustness, surprise down handling, hot/warm reset behavior
• Specify platform-facing requirements:
  • Retimer/redriver compatibility assumptions (backplane/adaptor/cables)

1. ASIC/SoC Integration Ownership

• Integrate PCIe subsystem with:
  • Clocking: REFCLK handling, clock request gating, clock-down sequences
  • Resets: PERST# behavior, internal resets, warm/hot resets, FLR support as applicable
  • Power domains: retention strategies, wake sources, D-state coordination
  • Sidebands: WAKE#, CLKREQ#, presence detect patterns (platform dependent)
• Define lane policy:
  • x4 typical NVMe, lane reversal/polarity, width detection & recovery from degraded width

1. PCIe SFR / Register + FW Design Guidelines

• Define a clean SFR map that FW uses for:
  • LTSSM control/observability (state, substate, timers, retries)
  • Link speed/width control and status (negotiated vs target)
  • Low-power triggers: ASPM enable/disable, L1SS policy, L0p policy (if implemented)
  • Clock request & clock gating behavior (safe entry/exit rules)
  • Error logging counters (replay, NAK, ECRC, timeout, malformed TLPs)
  • Recovery controls: link disable/enable, retrain, directed speed change, error clear policy
• Provide FW runbooks:
  • What to do when : training fails, width reduces, speed fallback, AER floods
  • Safe sequencing across power modes and APST transitions

1. Link Bring-Up & Transitions (Sequence Ownership)

You ll own/define the exact sequencing rules for:

• Enumeration readiness
  • Ensure config space stability, BAR mapping correctness, MSI/MSI-X readiness timing
• Speed negotiation / Directed Speed Change
  • When to allow Gen5/Gen4 fallback; policy for stability vs performance
• Width detection & recovery
  • Handling degraded width events (x4 x2) and reporting/telemetry
• Link power management
  • ASPM policy and its constraints with NVMe latency targets
  • L1 entry/exit triggers and guard timers
  • L1 Substates (L1.1/L1.2) enablement conditions, wake sources, and clock requirements
  • DLRM handling (as applicable to platform/system) with safe NVMe readiness on resume
  • L0p (if supported) and interaction with performance bursts
• Clock down / clock request
  • Define clock request gating conditions, and safe no transactions in flight criteria
• NVMe APST alignment
  • Coordinate NVMe power states (APST) with PCIe L-states so you don t create:
    • long resume latencies (client)
    • link instability under load (enterprise)

1. Platform Interoperability

• Own differences across laptop and server:
  • Client: aggressive power policies, fast resume, frequent idle entry/exit, D3hot/cold patterns
  • Enterprise: stable performance, high queue depth, error containment, hot-plug-ish behaviors on some platforms
• Validate across:
  • Multiple root complexes, BIOS implementations, OS stacks

Disclaimer: This job description has been sourced from a public domain and may have been modified by Naukri.com to improve clarity for our users. We encourage job seekers to verify all details directly with the employer via their official channels before applying.