Staff Engineer, IP Dev Layout Hyderabad, Telangana, India Posted 10 hours ago

Micron Technology, Inc

Hyderabad

Sur place

INR 1 800 000 - 3 200 000

Plein temps

14 jours+

Obtenez une réponse de cet employeur

Votre CV et votre lettre de motivation, adaptés exactement à ce que l’employeur recherche.

Passez les filtres ATS

Résumé du poste

Micron Technology, Inc. is seeking a Semiconductor Design Engineer 4 with 8–15 years of analog/custom layout experience. You will design critical blocks in advanced CMOS processes and perform thorough LVS/DRC checks, ensuring timely delivery of high-quality layouts.

Collaboration with global teams and leadership in planning will be core to the role. The ideal candidate has strong fundamentals in analog layout, memory architectures, and the ability to optimize speed, power, and area while

Qualifications

  • 8 to 15 years' experience in analog/custom layout build in advanced CMOS process.
  • Expertise in Cadence VLE/VXL and Mentor Calibre LVS/DRC required.
  • Experience in creating layouts of critical blocks (PLL, ADC, DAC, LDO, Bandgap, etc.).
  • Strong understanding of analog layout fundamentals and effects on circuits.
  • Ability to understand build constraints, hierarchy, and memory architectures.
  • Excellent verbal and written communication; proactive with AI tools.

Responsabilités

  • Design and develop analog, mixed-signal, and custom digital blocks with full chip integration.
  • Perform layout verification (LVS/DRC/Antenna) and quality checks.
  • Ensure on-time delivery of block-level layouts with quality.
  • Lead planning, estimation, scheduling, and execution across projects.
  • Contribute to effective project-management and cross-team communication.
  • Coordinate with global engineering teams to ensure layout project success.

Connaissances

Cadence VLE/VXL
Mentor Calibre LVS/DRC
Analog Layout
Layout verification
Problem solving
Communication skills
AI tools in design

Formation

BE or MTech in Electronic/VLSI Engineering

Outils

Cadence suite
Mentor Graphics Calibre

Description du poste

Role and Responsibilities
  • Responsible for Design and development of critical analog, mixed-signal, custom digital block, and full chip level integration support.
  • Perform layout verification like LVS/DRC/Antenna, quality check and support documentation.
  • Responsible for on-time delivery of block-level layouts with acceptable quality.
  • Demonstrate leadership skills in planning, area/time estimation, scheduling, and execution to meet project scheduling multiple project environment.
  • Contribute to effective project-management.
  • Effectively communicating with Global engineering teams to assure the success of layout project.
Qualification/Requirements
  • 8 to 15 years' experience in analog/custom layout build in advanced CMOS process, in various technology nodes (Planar, FinFET )
  • Expertise in Cadence VLE/VXL and Mentor Graphic Calibre DRC/LVS is a must.
  • Should have hands on experience in creating layout of critical blocks such as Temperature sensor, PLL, ADC, DAC, LDO, Bandgap, Ref Generators, Charge Pump, Current Mirrors, Comparator, Differential Amplifier etc,
  • Good understanding of Analog Layout fundamentals (e.cg., Matching, Electro-migration, Latch-up, coupling, crosstalk, IR-drop, active and passive static device parasitics etc.)
  • Understanding layout effects on the circuit such as speed, capacitance, power and area etc.
  • Ability to understand build constraints and implement high-quality layouts
  • Ability to understand build hierarchy and different architectures for Memory designs.
  • Excellent problem-solving skills in physical verification of custom layout.
  • Multiple Tape out support experience will be an added advantage.
  • Excellent verbal and written communication skills
  • Should be proactive in exploring and using AI-related tools in day-to-day tasks.
  • All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.
Education
  • BE or MTech in Electronic/VLSI Engineering

Job Profile(s): Semiconductor Design Engineer 4

Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future.

  • We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget.
  • Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave.
  • Micron benefits include a robust paid time-off program and paid holidays.

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Staff Engineer, IP Dev Layout
Staff Engineer, IP Dev Layout

Micron Technology, Inc • Hyderabad

Sur place
INR 2 500 000 - 4 500 000
Medical, dental and vision plans
Robust paid time-off program
Paid holidays
+1
Senior Engineer- DEG Layout
Senior Engineer- DEG Layout

Micron Technology, Inc • Bengaluru

Sur place
INR 1 200 000 - 1 800 000
Medical, dental and vision plans
Paid family leave
Robust paid time-off program
Principal Layout Engineer-DPG-LPDDR Hyderabad, Telangana, India Posted a day ago
Principal Layout Engineer-DPG-LPDDR Hyderabad, Telangana, India Posted a day ago

Micron Technology, Inc • Hyderabad

Sur place
INR 3 500 000 - 5 500 000
Medical, dental & vision plans
Paid time-off
Paid holidays
STAFF ENG-HBM-LAYOUT
STAFF ENG-HBM-LAYOUT

Micron Technology, Inc. • Hyderabad

Sur place
INR 4 000 000 - 7 000 000
Senior Layout Designer
Senior Layout Designer

Micron Technology, Inc • Hyderabad

Sur place
INR 1 200 000 - 2 000 000
Medical plans
Paid time off
SENIOR ENG-HIG-HBM-LAYOUT
SENIOR ENG-HIG-HBM-LAYOUT

Micron Technology, Inc • Hyderabad

Sur place
INR 3 000 000 - 4 200 000
Principal Engineer- HIG HBM Layout
Principal Engineer- HIG HBM Layout

Micron Technology • Hyderabad

Sur place
INR 1 500 000 - 2 500 000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
Senior Engineer- DEG Layout
Senior Engineer- DEG Layout

Micron Technology • Bengaluru

Sur place
INR 1 800 000 - 3 000 000
Principal / MTS Analog Layout Engineer – HBM
Principal / MTS Analog Layout Engineer – HBM

Micron Technology, Inc. • Hyderabad

Sur place
INR 4 500 000 - 7 500 000
Principal Engineer- DEG Layout Bengaluru, Karnataka, India Posted a day ago
Principal Engineer- DEG Layout Bengaluru, Karnataka, India Posted a day ago

Micron Technology, Inc • Inde

Sur place
INR 3 000 000 - 6 000 000
Medical plan
Dental plan
Vision plan
+2