Staff Digital Verification Engineer

onsemi

Bengaluru

On-site

INR 2,500,000 - 3,600,000

Full time

2 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

onsemi in Bengaluru seeks a Staff Digital Verification Engineer with 6-10 years of hands-on ASIC/SoC verification. You will architect scalable environments in SystemVerilog and UVM, create constrained-random tests, and develop scoreboards and coverage models. Collaboration with design and DFT teams is essential to drive sign-offs.

Expertise in SystemVerilog and UVM is required, with exposure to GLS. Familiarity with Xcelium and Questa, and knowledge of I2C/AHB/APB/MIPI protocols are highly

Qualifications

  • Masters degree in Electronics, Electrical Engineering, Computer Engineering, or a related field.
  • 6-10 years of hands-on experience in Digital/ASIC/SoC Verification.
  • Strong expertise in SystemVerilog (Mandatory) and UVM (Mandatory).
  • Familiarity with industry-standard simulators such as Xcelium and Questa.
  • Verification experience with protocols such as I2C, AHB/APB, MIPI.

Responsibilities

  • Take ownership and lead verification efforts across IP, subsystem, and SoC-level projects and work independently.
  • Architect and develop reusable verification environments using SystemVerilog and UVM.
  • Create constrained-random, directed, and scenario-based test cases.
  • Develop scoreboards, monitors, protocol checkers, assertions (SVA), and coverage models.
  • Analyze and debug RTL and gate-level simulation failures for timing and functional signoff.
  • Analyze, debug, and enhance C/C++ golden reference models for functional verification.
  • Execute and debug fault injection simulations to validate functional safety requirements.
  • Collaborate with design, DFT, physical design and architecture teams to resolve issues and support sign-off.
  • Work with AI-assisted engineering tools to enhance regression infrastructure and verification automation.

Skills

SystemVerilog
UVM
DV environment
Constrained-random testing
Regression automation

Education

Master's degree in Electronics/EE/CE

Tools

Xcelium
Questa
GLS

Job description

Job Description:

Position Summary

We are looking for a highly motivated Staff Digital Verification Engineer with 6-10 years of experience in ASIC/SoC verification. The ideal candidate will have strong expertise in System Verilog (SV) and UVM, along with hands-on experience in developing scalable verification environments, coverage-driven verification, and debugging complex RTL and gate-level issues. Exposure to Gate-Level Simulation (GLS) is required, while experience with fault injection simulations will be considered a strong advantage.

#LI-DJ1

Responsibilities

Key Responsibilities

  • Expected to take ownership and lead verification efforts across IP, subsystem, and SoC-level projects and work independently.
  • Independently Architect and develop reusable verification environments using System Verilog and UVM.
  • Create constrained-random, directed, and scenario-based test cases.
  • Develop scoreboards, monitors, protocol checkers, assertions (SVA), and coverage models.
  • Analyze and debug RTL and gate-level simulation failures for timing and functional signoff.
  • Analyze, debug, and enhance C/C++ golden reference models for functional verification.
  • Execute, and debug fault injection simulations to validate functional safety requirements and fault handling mechanisms.
  • Collaborate closely with design, DFT, physical design, and architecture teams to resolve issues and support sign-off activities.

Work with AI-assisted engineering tools (e.g., GitHub Copilot, Microsoft Copilot, LLM-based code generation/debug tools, AI-driven verification productivity solutions) to enhanceregression infrastructure and verification automation

#LI-DJ1

Qualifications
  • Masters degree in Electronics, Electrical Engineering, Computer Engineering, or a related field.
  • 6-10 years of hands-on experience in Digital/ASIC/SoC Verification.
  • Strong expertise in: System Verilog (Mandatory) and UVM (Mandatory)
  • Familiarity with industry-standard simulators such as Xcelium and Questa.
  • Verification experience with some or all protocols such I2C, AHB/APB, MIPI

#LI-DJ1

onsemi (Nasdaq: ON) is driving disruptive innovations to help build a better future. With a focus on automotive and industrial end-markets, the company is accelerating change in megatrends such as vehicle electrification and safety, sustainable energy grids, industrial automation, and 5G and cloud infrastructure. With a highly differentiated and innovative product portfolio, onsemi creates intelligent power and sensing technologies that solve the world’s most complex challenges and leads the way in creating a safer, cleaner, and smarter world.

More details about our company benefits can be found here: https://www.onsemi.com/careers/career-benefits

We are committed to sourcing, attracting, and hiring high-performance innovators, while providing all candidates a positive recruitment experience that builds our brand as a great place to work.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Digital Verification Engineer
Senior Digital Verification Engineer

onsemi • Bengaluru

On-site
INR 2,800,000 - 4,000,000
Senior Principal Verification Engineer
Senior Principal Verification Engineer

onsemi • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Comprehensive company benefits
Innovative work environment
Focus on professional development
Staff ASIC Verification Engineer
Staff ASIC Verification Engineer

onsemi • Bengaluru

On-site
INR 4,000,000 - 6,000,000
Staff Verification Engineer
Staff Verification Engineer

onsemi • Bengaluru

On-site
INR 3,500,000 - 5,500,000
ASIC/SoC Design Verification Engineer
ASIC/SoC Design Verification Engineer

PQAngels Technologies Pvt. Ltd • Bengaluru

On-site
INR 1,500,000 - 2,100,000
Health Insurance
Performance-Based Incentives
Professional Growth & Career Advance
Job Posting Title Senior Staff ASIC Design Verification Engineer
Job Posting Title Senior Staff ASIC Design Verification Engineer

MaxLinear, Inc. • Bengaluru

On-site
INR 1,200,000 - 2,000,000
Design Verification Engineer
Design Verification Engineer

HCL Technologies Limited • Bengaluru

On-site
INR 2,500,000 - 4,500,000
Senior Design Verification Engineer
Senior Design Verification Engineer

Mulya Technologies • Bengaluru

On-site
INR 2,500,000 - 4,500,000
Staff ASIC Digital Engineer (SOC Verification, UVM) with 8 to 12 years of experience
Staff ASIC Digital Engineer (SOC Verification, UVM) with 8 to 12 years of experience

SanDisk • Bengaluru

On-site
INR 2,000,000 - 3,200,000
ASIC Verification- Senior Staff Engineer
ASIC Verification- Senior Staff Engineer

Synopsys Inc • Bengaluru

On-site
INR 3,500,000 - 5,200,000