A complete application in a minute — tailored resume and cover letter, ready to send.
Intel Technology India Pvt Ltd in Bengaluru is seeking a Silicon Packaging Design Engineer to drive end-to-end substrate development from concept through tapeout, collaborating with silicon and hardware teams to optimize performance and manufacturability.
The role requires a Diploma in Electronics/ Electrical Engineering with experience in silicon packaging or PCB design, and a strong focus on DFM, quality, and design reviews. On-site work in India is expected.
Silicon Packaging Design Engineer Job Details: Job Description: Join our team as a Silicon Packaging Design Engineer in the Data Center Group, where you will play a pivotal role in crafting cutting-edge silicon packaging solutions that drive Intel's innovation and technological leadership. In this role, you will be engaged in the end-to-end development of substrate designs, from concept to tapeout, ensuring optimized performance and manufacturability. Collaborating closely with cross-functional teams, your contributions will directly impact product quality, cost efficiency, and time-to-market for Intel's next-generation technologies. This is an exciting opportunity to start your career in a collaborative environment that fosters learning and professional growth.
This is your opportunity to be part of Intel's legacy of innovation while developing your skills and advancing your career.
Job Type: College Grad Shift: Shift 1 (India) Primary Location: India, Bangalore Additional Locations:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Work Model for this Role This role will require an on-site presence.