Senior Lead Engineer - DV

Quest Global; Hyderabad; On-site; INR 1,800,000 - 2,400,000; Full time

Benefits offered by this job

Health Insurance

Medical Benefits

Annual Leave

Job summary

Quest Global in Hyderabad, India, is seeking a Lead Engineer to drive Subsystem/SOC design verification for an ARM-based SoC. You will own and deliver testbench development, define test plans, and collaborate with RTL teams to resolve issues.

The role requires 5+ years in IP/SOC verification, strong SV/UVM experience, and proficiency with VCS or Xcelium. Build constrained-random tests, debug complex simulations.

Qualifications

• 5+ years of hands-on experience in IP/SOC Verification with Strong SOC Architecture knowledge.
• Proficiency in SV/UVM based testbench development and constrain random verification.
• Familiarity with standard verification tools ( VCS, Xcelium) and debug environment
• Scripting skills ( Python/Perl)
• Strong debugging, analytical and problem-solving skills
• Experience in two or more High-Speed Interface Verification ( PCIE/USB/Ethernet/DDR*)

Responsibilities

• Own and delivery IP/Subsystem/SOC Testbench development, define Test plan, Test development & debug.
• Strong knowledge in CPU based SOC architecture.
• Develop and execute System Verilog/UVM Testbenches for SOC/IP Verification
• Develop SV/UVM based SOC/IP Testbench & Implement and run directed, random, and constrained random tests
• Analyze & Debug simulation failures across IP, interconnects , Subsystem & Top level, and work with RTL team for resolution.
• Define Functional/Code/Assertion coverage metrics, sign-off checklist and drive to closure.

Skills

IP/SOC Verification

SV/UVM

Testbench Development

SystemVerilog

Debugging

Python/Perl scripting

High-Speed Interface Verification

Tools

VCS

Xcelium

Job description

Job Requirements

At Quest Global, it’s not just what we do but how and why we do it that makes us different. With over 25 years as an engineering services provider, we believe in the power of doing things differently to make the impossible possible. Our people are driven by the desire to make the world a better place—to make a positive difference that contributes to a brighter future. We bring together technologies and industries, alongside the contributions of diverse individuals who are empowered by an intentional workplace culture, to solve problems better and faster.

Key Responsibilities

We are looking for a highly skilled and hands on Lead Engineer to lead and drive Subsystem/SOC Design Verification for an ARM based SoC Design.

Extensive experience in SV/UVM based SOC or IP Verification.

• Own and delivery IP/Subsystem/SOC Testbench development, define Test plan, Test development & debug.
• Strong knowledge in CPU based SOC architecture.
• Develop and execute System Verilog/UVM Testbenches for SOC/IP Verification
• Develop SV/UVM based SOC/IP Testbench & Implement and run directed, random, and constrained random tests
• Analyze & Debug simulation failures across IP, interconnects , Subsystem & Top level, and work with RTL team for resolution.
• Define Functional/Code/Assertion coverage metrics, sign-off checklist and drive to closure.

We are known for our extraordinary people who make the impossible possible every day. Questians are driven by hunger, humility, and aspiration. We believe that our company culture is the key to our ability to make a true difference in every industry we reach. Our teams regularly invest time and dedicated effort into internal culture work, ensuring that all voices are heard.

We wholeheartedly believe in the diversity of thought that comes with fostering a culture rooted in respect, where everyone belongs, is valued, and feels inspired to share their ideas. We know embracing our unique differences makes us better, and that solving the worlds hardest engineering problems requires diverse ideas, perspectives, and backgrounds. We shine the brightest when we tap into the many dimensions that thrive across over 21,000 difference-makers in our workplace.

Required Skills

• 5+ years of hands-on experience in IP/SOC Verification with Strong SOC Architecture knowledge
• Proficiency in SV/UVM based testbench development and constrain random verification.
• Familiarity with standard verification tools ( VCS, Xcelium) and debug environment
• Scripting skills ( Python/Perl)
• Strong debugging, analytical and problem-solving skills
• Experience in two or more High-Speed Interface Verification ( PCIE/USB/Ethernet/DDR*)

Benefits

• Health Insurance
• Medical Benefits
• Annual Leave