RTL Design (UCIe/PCIe) Architect

Capgemini Engineering

Bengaluru

On-site

INR 4,000,000 - 7,000,000

Full time

2 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Collaborative work environment
Professional growth opportunities
Continuous learning programs

Job summary

Capgemini Engineering India seeks an experienced architect to lead high‑speed connectivity IPs and chiplet interconnect strategy in Bengaluru. You will shape architecture, verification, and integration across PCIe, CXL, and UCIe subsystems, guiding teams and interfacing with customer architects.

The role demands deep domain expertise in PCIe Gen4/5/6, UCIe, and LTSSM, with strong leadership in verification and system integration for large SoCs.

Qualifications

  • 12–20+ years in protocol/IP development.
  • Deep expertise in PCIe Gen4/5/6.
  • UCIe architecture expertise.
  • Chiplet ecosystem experience.
  • Strong knowledge of protocol stack and LTSSM.
  • Experience with root complex, endpoint, switch architectures.
  • Experience integrating PCIe into large SoCs.
  • Strong architecture and verification background.
  • Knowledge of SerDes architecture.

Responsibilities

  • Lead architecture, integration, and verification strategy for high-speed IPs and chiplet interconnects.
  • Define PCIe/CXL/ UCIe subsystem architecture and drive protocol compliance strategy.
  • Review integration architecture and performance requirements.
  • Lead interoperability and compliance planning with customers.
  • Guide verification and validation teams across projects.
  • Interface directly with customer architects and influence roadmaps.

Skills

PCIe Gen4/5/6
UCIe architecture
Chiplet ecosystem
LTSSM expertise
SerDes architecture
SoC integration
Root complex/endpoint architecture

Education

Bachelor's degree in Electrical/Computer Engineering

Tools

SystemVerilog
CXL knowledge
Protocol testing

Job description

Your Role

Lead architecture, integration, and verification strategy for high-speed connectivity IPs and chiplet interconnect solutions.

  • Drive protocol compliance strategy.
  • Review integration architecture and performance requirements.
  • Lead interoperability and compliance planning.
  • Guide verification and validation teams.
  • Interface directly with customer architects.
  • Support roadmap and future standard adoption.
Job Description
Your Role

Lead architecture, integration, and verification strategy for high-speed connectivity IPs and chiplet interconnect solutions.

  • Define PCIe/CXL/ UCIe subsystem architecture.
  • Drive protocol compliance strategy.
  • Review integration architecture and performance requirements.
  • Lead interoperability and compliance planning.
  • Guide verification and validation teams.
  • Interface directly with customer architects.
  • Support roadmap and future standard adoption.
Your Profile
  • 12–20+ years in protocol/IP development.
  • Deep expertise in PCIe Gen4/5/6.
  • UCIe architecture expertise.
  • Chiplet ecosystem experience.
  • Strong knowledge of protocol stack and LTSSM.
  • Experience with root complex, endpoint, switch architectures.
  • Experience integrating PCIe into large SoCs.
  • Strong architecture and verification background.
  • Knowledge of SerDes architecture.
Good to Have
  • CXL protocol knowledge.
  • HBM integration.
  • Protocol compliance testing.
  • System-level performance modeling.
What You’ll Love About Working Here
  • Opportunity to work on high-speed connectivity IPs.
  • Collaborative work environment with focus on innovation and professional growth.
  • Continuous learning opportunities to enhance technical and domain expertise.
About Capgemini In India

Capgemini is an AI‑powered global business and technology transformation partner, helping organizations realize their future through technology, data, and people. With nearly 60 years of heritage, Capgemini is a responsible and diverse organization with 420,000 team members across more than 50 countries. The Group reported global revenues of €22.1 billion in 2024.

Capgemini in India comprises nearly 235,000 team members working across 13 locations, including Bengaluru, Chennai, Hyderabad, Mumbai, Pune, Noida, Gurugram, and more. We deliver end‑to‑end services across strategy, technology, engineering, and operations.

Make it real | www.capgemini.com/in‑en

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

RTL Design (UCIe/PCIe) Architect
RTL Design (UCIe/PCIe) Architect

Capgemini • Bengaluru

On-site
INR 4,500,000 - 6,500,000
Lead Verification(PCIe-CXL) Engineer
Lead Verification(PCIe-CXL) Engineer

Cadence System Design and Analysis • Bengaluru

On-site
INR 1,500,000 - 2,800,000
High-Speed IO Architect - Digital - PCIe/UCIe/Ethernet Subsystems
High-Speed IO Architect - Digital - PCIe/UCIe/Ethernet Subsystems

TylSemi, Inc. • Karnataka

Hybrid
INR 4,000,000 - 7,000,000
High-Speed IO Architect - Digital - PCIe/UCIe/Ethernet Subsystems
High-Speed IO Architect - Digital - PCIe/UCIe/Ethernet Subsystems

TylSemi, Inc. • Bengaluru

Hybrid
INR 3,500,000 - 6,000,000
Physical Design Solution Architect
Physical Design Solution Architect

Capgemini Engineering • Bengaluru

On-site
INR 3,500,000 - 6,500,000
Remote work options
Flexible schedules
Continuous learning & certifications
Design Verification Solution Architect
Design Verification Solution Architect

Capgemini Engineering • Bengaluru

Hybrid
INR 3,000,000 - 6,000,000
Remote work options
Adaptable schedules
Design Verification Lead
Design Verification Lead

Mulya Technologies • Hyderabad

On-site
INR 1,500,000 - 2,000,000
Senior Design Verification Engineer PCIe
Senior Design Verification Engineer PCIe

Chiplogic Technologies • Bengaluru

On-site
INR 3,500,000 - 6,500,000
Staff Engineer - Design Verification
Staff Engineer - Design Verification

TylSemi, Inc. • Karnataka

Hybrid
INR 4,000,000 - 7,000,000
Lead Product Engineer - Digital & Mixed Signal IP
Lead Product Engineer - Digital & Mixed Signal IP

Cadence Design Systems India Pvt Ltd • Bengaluru

On-site
INR 1,500,000 - 2,500,000