R&D Engineer IC Design

Broadcom

Bengaluru

On-site

INR 3,000,000 - 5,200,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Broadcom in Bengaluru invites memory design validation engineers with 5+ years' experience and a Master in Electronics Engineering to join our Central Engineering Group. You will lead memory compiler and macro validation, perform transistor-level simulations, SI/EM analysis, and develop automation scripts to streamline verification flows.

Strong expertise in memory macros, Cadence tools, and scripting is required; collaboration with memory design leads and managers is essential to define and

Qualifications

  • Minimum 5+ years of relevant experience in memory design validation.
  • Master in Electronics Engineering is required.
  • Experience with memory macros and process tech nodes is essential.

Responsibilities

  • Lead memory design validation of SRAM, multi-port, register file, and ROM macros and custom macros across advanced process technologies.
  • Perform functional verification and root cause analysis of design discrepancies.
  • Conduct signal integrity, EM/IR analysis, and evaluate impact on timing and margins.
  • Run transistor-level simulations to verify power-up/lock-up issues and resolve them.
  • Develop automation scripts to streamline verification flows and data analysis.
  • Support silicon debugs and correlate with spice models.
  • Coordinate with memory design leads to define and execute the validation plan.

Skills

Memory macros
Transistor-level analysis
DFT & chips integration
Debugging & problem solving
Automation scripting
Cadence tools
Multi-tasking

Education

Master's in Electronics Engineering

Tools

Cadence schematic/layout
HSPICE
Spectre
XA/PrimeSim/XARA
nWave

Job description

Engineer Memory Design Validation

We are looking for energetic and passionate memory design validation engineers to join our Central Engineering Group and be part of an elite memory team responsible for the development of memory compilers and custom macros of all types on the bleeding edge of process technology. Typically requires a minimum of 5+ years of relevant experience and a Master in Electronics Engineering.

Job Description
  • Lead towards Memory Design Validation of SRAM, Multi-Ports, Register File, TCAM, and ROM memory compilers as well as custom macros in 2nm and other cutting edge process technologies.
  • Perform functional verification, root cause design discrepancies, and help resolve them
  • Perform signal integrity analysis, identify design weaknesses, and propose possible solutions to address them
  • Perform transistor level simulations to check for any Power Up or Lock up issues and help resolve them
  • Perform EM/IR analysis/simulations and evaluate impact on timing and internal margins
  • Perform transistor level simulations to validate timing and internal margins, identify timing characterization holes, and help resolve them
  • Perform various QA and validation checks to ensure accurate timing and power models
  • Develop scripts to automate verification flow and data analysis
  • Support silicon debugs and correlation to spice models
  • Coordinate with memory design leads, modelling leads, and managers to define and execute on the memory validation plan
Skill Sets
  • Strong expertise in development of memory macros of all types and architectures
  • Strong understanding of transistor level circuit behavior and analysis
  • Good understanding of the layout and their related challenges in sub nanometer process technologies
  • Good understanding of signal integrity, EM/IR, and reliability analysis
  • Good understanding of memory behavioral and physical models
  • Good understanding of DFT Schemes and chip level integration
  • Proficient in running transistor level simulators, writing automation scripts, and are tools savvy
  • Complete hands on experience in using Cadence schematic/layout editor tools
  • Complete hands on experience with transistor level simulators, Monte Carlo variation analysis, waveform viewer tools such as; HSPICE, Spectre, XA, PrimeSim, XARA, nWave, waveform viewer, etc..
  • Experience in Skill/Perl/Python Scripting
  • Good communication, interpersonal, and leadership skills
  • Good debugging skills, problem solving and logical reasoning skills
  • Motivated, self-driven and good at multi-tasking

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr. Principal Design Engineer
Sr. Principal Design Engineer

Cadence • Dadri

On-site
INR 3,500,000 - 6,500,000
Senior Memory Circuit Design Verification Engineer
Senior Memory Circuit Design Verification Engineer

Micron Technology, Inc • Hyderabad

On-site
INR 800,000 - 1,500,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
+1
Memory Design Engineer
Memory Design Engineer

Exiger Technologies • Kolkata District

On-site
INR 1,400,000 - 2,200,000
Senior Memory Design Engineer
Senior Memory Design Engineer

Synopsys India Pvt Ltd • Bengaluru

On-site
INR 3,000,000 - 6,000,000
Senior Memory Circuit Design Verification Engineer (E3)
Senior Memory Circuit Design Verification Engineer (E3)

Micron Technology, Inc • Hyderabad

On-site
INR 1,500,000 - 2,500,000
Sr. Principal Design Engineer
Sr. Principal Design Engineer

Cadence Design Systems • Hyderabad

On-site
INR 1,800,000 - 2,600,000
SR ENGINEER, DDEG Design Methodology
SR ENGINEER, DDEG Design Methodology

1840 Micron Tech. OP India LLP • New Delhi

On-site
INR 1,800,000 - 2,400,000
Memory Circuit Design Engineer
Memory Circuit Design Engineer

Clarus Advisers • Bengaluru

On-site
INR 3,500,000 - 6,000,000
Engineer - IP Verification
Engineer - IP Verification

Micron Technology, Inc • Bengaluru

On-site
INR 800,000 - 1,200,000
SR ENGINEER, Design Verification
SR ENGINEER, Design Verification

Micron Technology, Inc • Hyderabad

On-site
INR 1,200,000 - 1,800,000