Lead PDN EMIR Engineer

NXP Semiconductors

Bengaluru

On-site

INR 3,000,000 - 5,000,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

NXP Semiconductors N.V. Bengaluru, India, seeks an experienced PDN signoff lead to drive full-chip and subsystem-level power integrity for complex SoCs.

You will define signoff criteria, close PDN hotspots with minimal PPA impact, mentor engineers, and collaborate with DFT, EDA vendors, and package teams to optimize grids, decoupling, and thermal behavior. Lead reviews, support silicon bring-up, and help establish reusable signoff frameworks.

Qualifications

  • B.Tech/M.Tech in Electronics, Electrical Engineering, VLSI, or related field.
  • 8+ years of experience in Physical Design, Power Integrity, or Signoff.

Responsibilities

  • Own full-chip and subsystem-level PDN signoff for complex SoCs.
  • Define PDN signoff criteria across project milestones.
  • Drive power integrity closure for functional, DFT, LBIST, capture, and stress modes.
  • Lead package-aware IR/EM analysis and chip-package co-optimization.
  • Define and review power grid architecture, bump planning, power switch strategy, and decap methodology.
  • Drive Vmin, peak EM, dynamic IR, and thermal-aware analysis.

Skills

PDN signoff
Power integrity
Full-chip PDN signoff
Subsystem PDN signoff
IR/EM analysis
Package-aware PDN
Scripting (Python/TCL/Shell)
DFT collaboration

Education

B.Tech/M.Tech in Electronics/Electrical/VLSI

Tools

Ansys
Cadence
Synopsys

Job description

Required Qualifications
  • B.Tech/M.Tech in Electronics, Electrical Engineering, VLSI, or related field.
  • 8+ years of experience in Physical Design, Power Integrity, or Signoff.
Key Responsibilities Technical Skills
  • Own full-chip and subsystem-level PDN signoff for complex SoCs.
  • Define PDN signoff criteria across project milestones.
  • Drive power integrity closure for functional, DFT, LBIST, capture, and stress modes.
  • Lead package-aware IR/EM analysis and chip-package co-optimization.
  • Define and review power grid architecture, bump planning, power switch strategy, and decap methodology.
  • Drive Vmin, peak EM, dynamic IR, and thermal-aware analysis.
Methodology & Innovation
  • Develop next-generation PDN signoff methodologies.
  • Automate PDN flows using TCL/Python/Shell.
  • Improve runtime, capacity, dashboarding, and regression infrastructure.
  • Collaborate with EDA vendors (Ansys/Cadence/Synopsys) for feature enhancements and tool debug.
  • Establish best practices and reusable signoff frameworks across projects.
Cross-Functional Collaboration
  • Work closely with Physical Design teams to drive PDN-aware floorplanning, placement, routing, and ECO solutions.
  • Partner with DFT teams to optimize pattern power and capture-mode reliability.
  • Collaborate with Package and Thermal teams on package RLC optimization and thermal correlation.
  • Support silicon bring-up, debug, and correlation of pre-silicon versus post-silicon measurements.
Project Execution
  • Provide technical risk assessment and mitigation plans.
  • Drive closure of critical PDN hotspots with minimal PPA impact.
  • Present signoff status to management and project stakeholders.
  • Ensure on-time delivery for tapeout milestones.
  • Lead reviews for high-risk blocks and top-level integrations.
People Leadership
  • Mentor engineers and PDN owners across multiple projects.
  • Define training content and technical roadmaps for the team.
  • Lead technical reviews and establish signoff governance.
  • Influence organizational PDN strategy and future technology direction.

#LI-DNI NXP Semiconductors N.V. (NASDAQ: NXPI) enables a smarter, safer, and more sustainable world through innovation.

As the world leader in secure connectivity solutions for embedded applications, NXP is pushing boundaries in the automotive, industrial & IoT, mobile, and communication infrastructure markets.

For more information, visit www.nxp.com

Bright Minds. Bright Futures. We believe that a key component to growing our business is to develop our people. To enable you to grow your career at NXP, we offer online and offline learning opportunities to help you develop some of your core and professional skills.

Commitment At NXP. We recognize NXP is a powerful change agent as we continue to deliver innovative solutions that advance a more sustainable future. We remain steadfast in our commitment to sustainability and making measurable year-on-year progress. Also, we aim to create an inclusive work environment and we will not tolerate racism, discrimination or harassment of any kind. We have programs in place focused on diversity, inclusion and equality.

Thank you for considering a career at NXP. To help you prepare for the different steps in our hiring process, see the following useful advice and tips.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead PDN EMIR Engineer
Lead PDN EMIR Engineer

NXP Semiconductors NV • Bengaluru

On-site
INR 3,500,000 - 5,500,000
Sr Design Engineer
Sr Design Engineer

NXP Semiconductors • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Physical Design Engineer
Physical Design Engineer

NXP Semiconductors • Pune District

On-site
INR 1,500,000 - 2,300,000
Senior IP Design Engineer
Senior IP Design Engineer

NXP Semiconductors • Bengaluru

On-site
INR 900,000 - 1,500,000
Learning opportunities
Physical Design Methodology Lead
Physical Design Methodology Lead

NXP Semiconductors • Dadri

On-site
INR 5,000,000 - 6,800,000
Physical Design engineer
Physical Design engineer

NXP Semiconductors • Dadri

On-site
INR 1,800,000 - 3,200,000
Sr.Principal Digital IP Engineer
Sr.Principal Digital IP Engineer

NXP Semiconductors • Bengaluru

On-site
INR 1,500,000 - 3,000,000
Principal Digital Design Engineer
Principal Digital Design Engineer

NXP Semiconductors • Dadri

On-site
INR 4,000,000 - 7,000,000
Principal Digital IP Engineer
Principal Digital IP Engineer

NXP Semiconductors • Bengaluru

On-site
INR 4,000,000 - 7,000,000
Senior Lead Engineer - STA
Senior Lead Engineer - STA

NXP Semiconductors • India

On-site
INR 1,200,000 - 2,200,000