Layout Engineer

Texas Instruments Incorporated

India

On-site

INR 1,800,000 - 3,200,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Texas Instruments Incorporated in Bengaluru is seeking a seasoned IC Layout Engineer to own the full layout lifecycle—from definition to production release. You will work closely with design, process, and packaging teams to balance area, performance and schedule, while mentoring junior engineers.

You'll bring strong LVS/DRC/ERC and antenna debugging skills, deep knowledge of analog/mixed-signal layout, and a solid understanding of layout parasitics and device physics.

Qualifications

  • Full chip layout experience from definition through release of IC to production.
  • Strong LVS, DRC, ERC, and antenna debug skills.
  • Proficient in analog and mixed-signal layout techniques and verification.
  • Understanding of layout parasitics (R, C, diodes, BJTs).
  • Knowledge of device physics and semiconductor fabrication processes.
  • Experience with technologies like 40nm to 180nm and BiCMOS/BCD.
  • Proficiency with layout tools such as Virtuoso, Assura, PVS, Voltas.
  • Ability to mentor layout engineers and ramp up on new tools/processes.

Responsibilities

  • Frame the layout schedule, effort estimation and risk plan for layout engineers.
  • Collaborate with designers to understand IC architecture and requirements.
  • Balance area, performance and schedule with design, packaging and process teams.
  • Coordinate with Process development for PDK, P-cell and RD updates.
  • Partner with Packaging to develop custom lead-frames for packages.
  • Analyze and close Electro Migration, Thermal, ESD/LU, and parasitics issues.
  • Develop test vehicles for new process & package technology development.
  • Mentor junior/contract layout engineers and review work for quality and timelines.
  • Ensure final layout meets design expectations and layout checklists.
  • Identify process/quality/cycle-time improvements and drive initiatives.

Skills

LVS
DRC
ERC
Antenna debug
Analog layout
Mixed-signal layout
Device matching
Power bus design
ESD/LU protection
Parasitics understanding
Fabrication processes
Mentoring
Tool familiarity (Virtuoso XL)
Automation/ SKILL coding

Education

Bachelor's degree

Tools

Virtuoso XL
Assura
PVS
Voltas

Job description

  • Frame the layout schedule, effort estimation, risk and mitigation plan of layout activities for all layout engineers in the project
  • Work closely with designers to understand the architecture and key requirements for the IC
  • Strike right balance of area, performance and schedule during layout development by collaborating with design, packaging and process teams
  • Work closely with Process development team to carry out PDK, P-cell and Design rule updates
  • Work closely with Packaging engineer to develop custom lead-frames for various packages
  • Analysis and closure of Electro Migration, Thermal gradients, ESD/LU performance and layout parasitic
  • Routinely develop test vehicles for new process & package technology development
  • Mentor and guide junior layout engineers/contract engineers, review their work and provide feedback to meet the quality and schedule norms
  • Responsible for the final layout which meets the design expectations and layout checklist.
  • Identify improvements needed in process/ quality/ cycle time and take up necessary initiatives
Qualifications

Knowledge and skills:

  • Full chip layout experience from definition through release of IC to production
  • Strong LVS, DRC, ERC, and antenna debug skills
  • Proficient in analog and mixed-signal layout techniques and verification process including Device Matching, Power Bus design, avoiding Cross-talk, ESD/LU protection techniques
  • Good understanding about all layout parasitics (R, C, diodes, BJTs)
  • Good understanding of device physics and semiconductor fabrication process
  • Must have worked on some of the Technologies like: 40nm, 65nm, 90nm, 130nm, 180nm, BiCMOS, BCD
  • Should be well versed with tools such as Virtuoso XL/Assura /PVS/Voltas
  • Ability to quickly ramp up on new tools/ process and mentor LEs
  • Experience in automation/ SKILL coding for reducing cycle time/ quality checks will be an added advantage
  • Requires excellent teamwork, good communication, strong problem-solving and documentation skills.
  • Ability to take initiatives and drive for results
About Us

Why TI?

  • Engineer your future. We empower our employees to truly own their career and development. Come collaborate with some of the smartest people in the world to shape the future of electronics.
  • We're different by design. Diverse backgrounds and perspectives are what push innovation forward and what make TI stronger. We value each and every voice, and look forward to hearing yours.Meet the people of TI
  • Benefits that benefit you. We offer competitive pay and benefits designed to help you and your family live your best life. Your well-being is important to us. Please find our country-specific benefits here
About Texas Instruments

Texas Instruments Incorporated (Nasdaq: TXN) is a global semiconductor company that designs, manufactures and sells analog and embedded processing chips for markets such as industrial, automotive, data center, personal electronics and communications equipment. At our core, we have a passion to create a better world by making electronics more affordable through semiconductors. This passion is alive today as each generation of innovation builds upon the last to make our technology more reliable, more affordable and lower power, making it possible for semiconductors to go into electronics everywhere. Learn moreatTI.com .

Texas Instruments is an equal opportunity employer and supports a diverse, inclusive work environment.

TI does not make recruiting or hiring decisions based on citizenship, immigration status or national origin. However, if TI determines that information access or export control restrictions based upon applicable laws and regulations would prohibit you from working in this position without first obtaining an export license, TI expressly reserves the right not to seek such a license for you and either offer you a different position that does not require an export license or decline to move forward with your employment.

Job Info
  • Job Identification 25011289
  • Job Category Engineering - Product Dev
  • Posting Date 08/24/2026, 07:04 AM
  • Degree Level Bachelor's Degree
  • Locations Divyasree NR Enclave, 1st Main Rd, Bengaluru, KA, 560066, IN

Texas Instruments is an equal opportunity employer.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Layout Engineer
Layout Engineer

Texas Instruments • Bengaluru

On-site
INR 1,500,000 - 2,100,000
Layout Engineer
Layout Engineer

Texas Instruments India • Bengaluru

On-site
INR 400,000 - 700,000
Senior Layout Engineer
Senior Layout Engineer

Texas Instruments Incorporated • India

On-site
INR 1,800,000 - 2,800,000
Layout Design Manager
Layout Design Manager

Texas Instruments Incorporated • India

On-site
INR 2,500,000 - 4,200,000
PD Layout expert
PD Layout expert

Texas Instruments • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Competitive pay
Benefits designed for your well-being
Layout Engineer
Layout Engineer

118-WW TMG MFG OPS • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Physical Design Engineer - Reliability Expert
Physical Design Engineer - Reliability Expert

Texas Instruments • India

On-site
INR 1,500,000 - 2,500,000
Program Management Engineering Lead
Program Management Engineering Lead

Texas Instruments • Bengaluru

On-site
INR 1,800,000 - 2,400,000
Product Engineer
Product Engineer

Texas Instruments Incorporated • India

On-site
INR 1,200,000 - 1,800,000
Analog Design Engineer
Analog Design Engineer

Texas Instruments Incorporated • India

On-site
INR 1,200,000 - 2,500,000