Design Verification Engineer

TylSemi

Bengaluru

On-site

INR 800,000 - 1,200,000

Full time

13 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

TylSemi Solutions Private Limited is searching for a motivated Design Verification Engineer to join our Verification team in Bengaluru, India. You will work on cutting-edge SoCs and IPs, contributing to high-quality silicon delivery through verification methodologies.

The ideal candidate has a degree in Electrical or Computer Engineering, with 2–7 years of experience in design verification. Familiarity with digital design fundamentals and excellent teamwork skills are essential. This position offers a great opportunity to be part of innovative semiconductor technologies.

Qualifications

  • 2–7 years of experience in Design Verification or Digital Design.
  • Understanding of common bus protocols such as AXI, APB, AHB, PCIe, or Ethernet is a plus.
  • Good analytical and debugging skills.

Responsibilities

  • Develop and execute verification test plans for IPs and SoC components.
  • Create and maintain SystemVerilog/UVM-based verification environments.
  • Help ensure high-quality silicon delivery by analyzing coverage.

Skills

Digital design fundamentals
Computer architecture
Simulation and debugging concepts
Functional and code coverage
Basic scripting (Python, Perl, Shell, or TCL)

Education

Bachelor’s or Master’s degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or related field

Tools

SystemVerilog
UVM
Verification tools from Synopsys, Cadence, or Siemens EDA

Job description

TylSemi Solutions Private Limited is looking for a motivated and detail-oriented Design Verification Engineer to join our growing Verification team. In this role, you will contribute to the verification of cutting‑edge SoCs and IPs targeting AI, HPC, and Networking applications. You will work closely with experienced verification engineers and architects to develop testbenches, create test scenarios, analyze coverage, and help ensure high‑quality silicon delivery.

This is an excellent opportunity for engineers who are passionate about digital design, verification methodologies, and next‑generation semiconductor technologies.

What You’ll Do
  • Develop and execute verification test plans for IPs, subsystems, and SoC components.
  • Create and maintain SystemVerilog/UVM‑based verification environments.
  • Write directed and constrained‑random test cases to validate design functionality.
  • Develop functional coverage models and assist in coverage closure activities.
  • Debug simulation failures and collaborate with design engineers to resolve issues.
  • Write assertions (SVA) to improve design checking and verification quality.
  • Participate in regression execution, result analysis, and reporting.
  • Support IP integration and subsystem‑level verification activities.
  • Learn and apply industry‑standard verification methodologies and best practices.
  • Contribute to automation scripts for regression, reporting, and verification productivity.
  • Work closely with Design, Architecture, and Software teams to understand requirements and verify functionality.
What We’re Looking For
  • Bachelor’s or Master’s degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or a related field.
  • 2–7 years of experience in Design Verification or Digital Design.
  • Strong understanding of digital design fundamentals and computer architecture.
  • Knowledge of:
    • Simulation and debugging concepts
    • Functional and code coverage
    • Basic scripting (Python, Perl, Shell, or TCL)
    • Familiarity with verification tools from Synopsys, Cadence, or Siemens EDA.
  • Understanding of common bus protocols such as AXI, APB, AHB, PCIe, or Ethernet is a plus.
  • Good analytical and debugging skills.
  • Strong communication and teamwork abilities.
Preferred Qualifications
  • Internship or academic project experience in ASIC/SoC verification.
  • Exposure to SystemVerilog assertions (SVA).
  • Knowledge of constrained‑random verification techniques.
  • Experience with Python‑based automation.
  • Understanding of AI, HPC, or Networking architectures is a plus.
  • Familiarity with Git or other version‑control systems.
Key Attributes
  • Strong learning mindset and curiosity about semiconductor technologies.
  • Attention to detail and commitment to quality.
  • Problem‑solving attitude with a willingness to learn from challenges.
  • Ability to work effectively in a collaborative environment.
  • Passion for innovation, automation, and continuous improvement.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Design Verification Engineer
Design Verification Engineer

TylSemi, Inc. • Karnataka

Hybrid
INR 1,200,000 - 2,400,000
Design Verification Engineer
Design Verification Engineer

HCLTech • Bengaluru

On-site
INR 1,000,000 - 2,000,000
Competitive salary and benefits
Opportunity for professional development
Collaborative work environment
Design Verification Lead
Design Verification Lead

TylSemi, Inc. • Bengaluru

Hybrid
INR 3,000,000 - 6,000,000
Design Verification Engineer (DV)
Design Verification Engineer (DV)

Nanodroits Technologies • Bengaluru

On-site
INR 1,200,000 - 2,200,000
Design Engineer
Design Engineer

HCLTech • Chennai District, Bengaluru, Hyderabad

On-site
INR 2,500,000 - 4,500,000
Competitive salary
Career growth opportunities
Collaborative environment
Design Verification Engineer
Design Verification Engineer

HCLTech • Bengaluru

On-site
INR 1,000,000 - 1,500,000
Competitive salary and benefits
Opportunity for professional development
Collaborative work environment
Design Verification Lead
Design Verification Lead

TylSemi, Inc. • Karnataka

Hybrid
INR 4,500,000 - 6,500,000
Remote-friendly
Global team
Design Verification Lead
Design Verification Lead

Jobgether • India

Hybrid
INR 3,500,000 - 7,500,000
Remote-friendly in India
Ownership over verification strategy
Exposure to AI‑driven verification
Senior Design Verification Engineer
Senior Design Verification Engineer

HCLTech • Bengaluru

On-site
INR 1,500,000 - 2,500,000
Competitive salary
Professional development opportunities
Dynamic work environment
Senior Design Engineer
Senior Design Engineer

HCLTech • Bengaluru

On-site
INR 2,500,000 - 4,500,000
Competitive compensation
Career advancement
Mentorship
+1