Design Engineer II

Cadence Design Systems; Bengaluru; On-site; INR 4,000,000 - 7,000,000; Full time

Job summary

Cadence Design Systems is seeking a senior technical leader to characterize and validate Analog and Digital IP silicon solutions. You will guide a small engineering team, manage lab tests, and coordinate with global R&D and marketing to deliver results on schedule.

The role requires strong leadership, hands-on lab skills, and deep knowledge of high-speed interfaces such as Ethernet, PCIe, and UCIe. You will design test suites, automate workflows, and debug complex silicon issues.

Qualifications

• 2-10 years with BTech or 10 years with MTech in Post-Silicon PHY testing.
• 5-7 years of management experience leading a small team of engineers.
• Experience with high-speed SERDES on Ethernet/PCIe/UCIe/CXL is required.
• Proficient in lab equipment and interpreting standards for test suites.

Responsibilities

• Characterize and validate Analog and Digital IP based silicon solutions.
• Lead day-to-day lab tests and silicon characterization activities.
• Collaborate with remote teams and coordinate with R&D and Marketing.
• Develop test suites and automation scripts; debug silicon failures.

Skills

Leadership

Lab testing

Silicon characterization

Verilog RTL

Python/C/C++

High-speed interfaces

Debugging

Education

B.Tech

M.Tech

Tools

Oscilloscopes

BER Testers

Protocol Exercisers

Analyzers

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. The role will be a key player in organization responsible for Characterizing and validating Analog and Digital IP based Silicon Solutions at Cadence.

Candidate should possess strong leadership skills with ability to manage multiple priorities and guide team members on day-to-day lab tests and silicon characterization activities. Ownership of tasks, ability to collaborate with remote teams located worldwide and clear communication skills, are must have attributes in this role. Coordination with R&D, Marketing teams in defining the scope and delivering the results in time are critical.

Minimum Qualifications & Professional Experience:

• 2-10 years (with BTech) or 10 years (with MTech) experience in Post-Silicon PHY, Systems Interop and Compliance testing.
• 5-7 years of management experience leading/mentoring a small team of engineers
• Physical Layer and Protocol layer experience on AT LEAST ONE High speed SERDES on Ethernet/PCIe/CXL/UCIe/
• Debug skills and Experience in using lab equipment such as Oscilloscopes, Bit Error Rate Testers, Protocol Exercisers, Analyzers. Proficient with Ethernet, PCIe, UCIe standards and Protocols. Proven experience to interpret the standard's specification to develop Electrical and Protocol, Interoperability and Compliance test suites to validate the silicon. Ability to isolate the PHY and controller (MAC/PCS) features to test, develop calibration / compliance lab suites and characterize. Architect and design Printed circuit boards in Schematic and layout level. Familiarity with peripheral chips, high speed interface design techniques, Signal and Power integrity checks / analysis and fixes needed to meet the performance requirements. Experience in PCIe/UCIe LTSSM states / UCIe Interfaces / Ethernet standards is a plus. Proven experience in developing lab automation scripts and test result analysis to debug and root cause silicon failures. Expertise in developing ESD/Latchup/ HTOL tests to meet industry standards reliability qualification & specification Expert level knowledge in Verilog RTL coding for FPGA, python,C/C++

We're doing work that matters. Help us solve what others can't.

Additional Jobs Equal Employment Opportunity Policy:

Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab)

We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [e-mail].

Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab).

E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For.

Our shared passion for solving the world's toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.