DDR / Memory Validation Engineer

Silicon Patterns

India

In loco

INR 900.000 - 1.300.000

Tempo pieno

14 giorni+

Aumenta le possibilità di ricevere una risposta da questo datore di lavoro

Il tuo curriculum e una lettera di presentazione personalizzati, che corrispondono esattamente a ciò che sta cercando.

Supera i filtri ATS

Descrizione del lavoro

Silicon Patterns is seeking a hardware validation engineer in India to lead functional validation for DDR controllers and RAS features. You will collaborate with BIOS/firmware teams to define support and validation plans, drive post-silicon debugging, and push for robust corrective actions.

Python scripting will automate test cases and debugging tasks. The role requires hands-on DDR4/5 experience, JTAG/I2C proficiency, lab tool usage, and the ability to work independently on multiple concurrent

Competenze

  • Solid understanding of electronics fundamentals.
  • DDR4/5 knowledge with hands-on experience is required.
  • Python-based test content development is essential.
  • Experience with margining and functional testing in DDR/high-speed IOs.
  • Ability to work independently with minimal supervision.
  • Knowledge of other high-speed memory technologies recommended.

Mansioni

  • Develop functional validation plans for DDR controller features and align cross-functional teams.
  • Develop functional validation plans for RAS features with BIOS/firmware teams.
  • Lead post-silicon debug, root-cause analysis, and guide corrective actions.
  • Collaborate in a dynamic environment across multiple projects.
  • Develop Python scripts to automate test cases and debugging tasks.

Conoscenze

Electronics fundamentals
DDR4/5 knowledge
Python test scripting
Functional testing & margining
Self-starter
Memory technology know-how
Schematics & layout reading
x86 system validation
RAS awareness

Strumenti

JTAG
I2C
Oscillosopes
Multimeter
Power supply
Thermal equipment

Descrizione del lavoro

Key Qualifications
  • Solid understanding of basic electronics
  • Good understanding of DDR4/5, LP4/5 functionalities; DDR hands-on is a MUST
  • Test content development using Python is a MUST
  • Functional & margining testing experience in DDR or other HSIOs
  • Must be a self-starter, able to independently drive tasks to completion with minimum guidance
  • Ability to apply knowledge of other high-speed, high-performance memory technologies
  • Hands‑on experience in using industry standard JTAG, I2C, analyzers and lab tools
  • Able to use oscilloscopes, multimeter, power supply & thermal equipment
  • Able to read/understand schematics & layout
  • Experience with system validation with x86 processors is a plus
  • Experience with RAS is a plus
Roles & Responsibilities
  • Develop functional validation plans for DDR controller features; align cross‑functional teams on the support and validation plans
  • Develop functional validation plans for RAS features (Reliability, Availability, Serviceability); align cross‑functional teams (BIOS/firmware) on the support and validation plans
  • Drive debug in post silicon, root‑cause problems and steer the team to the best corrective action to move forward
  • Work as a team and work efficiently in a dynamic environment and on multiple projects
  • Develop scripts in Python & automate test cases/debug scripts to avoid manual work
Ottieni la revisione del curriculum gratis e riservata.

o trascina qui il file.

Similar jobs

Offerte di lavoro simili che vale la pena confrontare

DDR & HBM Validation Engineer
DDR & HBM Validation Engineer

EngineersOfAI • Bengaluru

In loco
INR 1.200.000 - 1.600.000
Senior DDR & Execution Validation Engineer
Senior DDR & Execution Validation Engineer

EngineersOfAI • Bengaluru

In loco
INR 1.200.000 - 1.800.000
Staff DDR & HBM Validation Engineer
Staff DDR & HBM Validation Engineer

EngineersOfAI • Bengaluru

In loco
INR 1.200.000 - 1.800.000
Senior DDR & Execution Validation Engineer
Senior DDR & Execution Validation Engineer

Graphcore Early Careers • Bengaluru

In loco
INR 3.000.000 - 5.500.000
Lead PSV Engineer - Memory subsystem - REQ_2933
Lead PSV Engineer - Memory subsystem - REQ_2933

Tessolve • Bengaluru

In loco
INR 2.800.000 - 4.200.000
Lead Validation Engineer
Lead Validation Engineer

Cortex Consultants LLC • Bengaluru Urban

In loco
INR 1.500.000 - 2.100.000
Senior Verification Engineer, DDR PHY (IRT60ST RM 4494)
Senior Verification Engineer, DDR PHY (IRT60ST RM 4494)

Source-Right • Bengaluru

In loco
INR 1.800.000 - 2.500.000
System Engineer 1237
System Engineer 1237

Sunrise Biztech Systems • Bengaluru

In loco
INR 1.200.000 - 1.800.000
Memory Design Engineer
Memory Design Engineer

UST • Bengaluru

In loco
INR 1.000.000 - 1.800.000
Senior SoC Verication Engineer
Senior SoC Verication Engineer

Sykatiya Technologies Pvt Ltd • Bengaluru

In loco
INR 1.200.000 - 1.900.000