Mixed-Signal IP Verification Engineer – Cork (Relocation)

QUALCOMM, Inc.

Cork

On-site

EUR 75,000 - 110,000

Full time

2 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Salary and bonus
Maternity Leave
Employee stock purchase
Matching pension
Education Assistance
Relocation and immigration support
Insurance
Well-being subsidies
Bicycle purchase scheme
Employee clubs

Job summary

QT Technologies Ireland Limited in Cork is seeking Mixed-Signal Design Verification Engineers to verify SerDes, DDR and PLL IP using SV/UVM in a cutting-edge environment.

You will collaborate with architecture, design and software teams across Ireland and Qualcomm locations, working on next-generation Snapdragon SoCs in advanced process nodes. A strong background in Verilog/SystemVerilog and mixed-signal verification is preferred.

Qualifications

  • Experience in design and verification of hardware and software on SoCs/SoC_IP
  • Knowledge in unit and SoC/IP level test benches using UVM
  • Constrained random functional verification with SystemVerilog/UVM

Responsibilities

  • SV/UVM based Design Verification of SerDes, DDR & PLL Mixed-Signal PHY IP
  • Emulation experience is desired along with SV/UVM based simulation
  • Collaborate with analog and digital front-end teams to verify RTL and Mixed-Signal designs
  • Work with architecture, design, software and SoC teams to integrate IP into Snapdragon products

Skills

SV/UVM based verification
SerDes, DDR & PLL IP verification
SystemVerilog/UVM
Low power verification using UPF
GLS verification flow with SDF
Formal verification techniques
Python/TCL/Perl scripting
Verilog/SystemVerilog
Analog mixed-signal verification (plus
Excellent communication skills
Emulation experience
Debugging skills

Education

Bachelor's degree in Science or Engineering
Master's degree in Science or Engineering
PhD in Science or Engineering

Job description

QT Technologies Ireland Limited in Cork is seeking Mixed-Signal Design Verification Engineers to verify SerDes, DDR and PLL IP using SV/UVM in a cutting-edge environment.

You will collaborate with architecture, design and software teams across Ireland and Qualcomm locations, working on next-generation Snapdragon SoCs in advanced process nodes. A strong background in Verilog/SystemVerilog and mixed-signal verification is preferred.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Mixed-Signal Verification Engineer (SerDes/DDR/PLL)
Mixed-Signal Verification Engineer (SerDes/DDR/PLL)

QUALCOMM, Inc. • Ballyerra

On-site
EUR 70,000 - 100,000
Salary bonus
Maternity/Paternity Leave
Employee stock purchase scheme
+1
Senior Mixed-Signal PD Engineer for SoC SerDes in Cork
Senior Mixed-Signal PD Engineer for SoC SerDes in Cork

Qualcomm • Cork

On-site
EUR 90,000 - 130,000
Salary, stock and performance related
Maternity/Paternity Leave
Employee stock purchase scheme
+3
Senior Mixed-Signal IP Digital Design Engineer
Senior Mixed-Signal IP Digital Design Engineer

Qualcomm • Cork

On-site
EUR 90,000 - 130,000
Salary and bonus package
Relocation and immigration support
Senior Hardware Verification Engineer for AI/DSP Processors
Senior Hardware Verification Engineer for AI/DSP Processors

QUALCOMM, Inc. • Cork

On-site
EUR 120,000 - 170,000
Salary bonus
Relocation support
Pension scheme
+2
MSIP Design Verification Engineer - Cork, Ireland
MSIP Design Verification Engineer - Cork, Ireland

QUALCOMM, Inc. • Cork

On-site
EUR 75,000 - 110,000
Salary and bonus
Maternity Leave
Employee stock purchase
+7
Senior Verification Engineer, Multimedia Video IP
Senior Verification Engineer, Multimedia Video IP

Qualcomm Incorporated • Cork

On-site
EUR 70,000 - 110,000
Salary package
Maternity Leave
Stock purchase plan
+6
MSIP Design Verification Engineer - Cork, Ireland
MSIP Design Verification Engineer - Cork, Ireland

QUALCOMM, Inc. • Ballyerra

On-site
EUR 70,000 - 100,000
Salary bonus
Maternity/Paternity Leave
Employee stock purchase scheme
+1
Senior Verification Engineer, Multimedia IP & SoCs
Senior Verification Engineer, Multimedia IP & SoCs

QUALCOMM, Inc. • Cork

On-site
EUR 60,000 - 90,000
Salary and performance-related bonus
Maternity/Paternity Leave
Employee stock purchase scheme
+7
Senior Verification Engineer - Multimedia IP & SoCs
Senior Verification Engineer - Multimedia IP & SoCs

Qualcomm • Cork

On-site
EUR 65,000 - 90,000
Salary, stock and performance related
Maternity/Paternity Leave
Employee stock purchase scheme
+7
High-Speed Analog/Mixed-Signal SerDes Engineer
High-Speed Analog/Mixed-Signal SerDes Engineer

QUALCOMM, Inc. • Cork

Hybrid
EUR 90,000 - 140,000
Top locations