Senior DFT Architect - SoCs & AI Accelerators

Semiconductor Engineering

Cambridge

On-site

GBP 90,000 - 130,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Arm’s Central Engineering DFT Architecture and Methodology team defines the future of Design-for-Test across Arm’s CPUs, GPUs, System IP, AI accelerators and next‑generation SoCs.

The role involves shaping DFT architectures, methodologies and implementation flows to enable high‑quality, scalable test solutions across diverse IP, macros and multi‑die SoCs, with significant influence inside Arm and the wider semiconductor ecosystem.

Job description

Arm’s Central Engineering DFT Architecture and Methodology team defines the future of Design-for-Test across Arm’s CPUs, GPUs, System IP, AI accelerators and next‑generation SoCs.

The role involves shaping DFT architectures, methodologies and implementation flows to enable high‑quality, scalable test solutions across diverse IP, macros and multi‑die SoCs, with significant influence inside Arm and the wider semiconductor ecosystem.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

PRINCIPAL ENGINEER, DFT
PRINCIPAL ENGINEER, DFT

Semiconductor Engineering • Cambridge

On-site
GBP 90,000 - 130,000
Senior DFT Architect for SoCs | Relocation & Visa Support
Senior DFT Architect for SoCs | Relocation & Visa Support

Arm • Cambridge

Hybrid
GBP 126,000 - 171,000
Relocation package
DFT Engineer: AI ASIC Silicon & Test Automation
DFT Engineer: AI ASIC Silicon & Test Automation

IC Resources • Bristol

On-site
GBP 60,000 - 90,000
DFT Engineer: Next-Gen ASIC Test Architect
DFT Engineer: Next-Gen ASIC Test Architect

IC Resources • Cambridge

On-site
GBP 70,000 - 110,000
DFT Engineer
DFT Engineer

IC Resources • Bristol

On-site
GBP 60,000 - 90,000
Principal Engineer, DFT
Principal Engineer, DFT

Arm • Cambridge

Hybrid
GBP 126,000 - 171,000
Relocation package
Lead DFT Architect — Chip-Level Test Strategy
Lead DFT Architect — Chip-Level Test Strategy

Aion Silicon • Greater London

Hybrid
GBP 70,000 - 90,000
DFT Engineer
DFT Engineer

IC Resources • Cambridge

On-site
GBP 70,000 - 110,000
Senior DFT Engineer - SoC ATPG & Scan
Senior DFT Engineer - SoC ATPG & Scan

Chipright • United Kingdom

Remote
GBP 55,000 - 75,000
Senior DFT Architect for High-Throughput AI ASICs
Senior DFT Architect for High-Throughput AI ASICs

OLIX • Bristol

On-site
GBP 70,000 - 90,000