DFT Engineer

IC Resources; Bristol; On-site; GBP 60,000 - 90,000; Full time

Job summary

IC Resources is seeking a DFT Engineer to join a cutting-edge semiconductor team building AI accelerator silicon. You will contribute to DFT architecture, scan insertion, ATPG, MBIST and silicon bring-up across a large multi-core SoC.

You will work with architecture, RTL, physical design and product engineering, develop automation scripts, and help deliver production-ready test solutions that improve yields and reliability.

Qualifications

• Must have DFT experience and ASIC/IC design exposure.
• Solid understanding of scan architecture and test methodologies.
• Experience with ATPG/MBIST and large memory test flows.
• Proficiency in Python or Tcl scripting for automation.

Responsibilities

• Contribute to DFT architecture for a multi-core AI accelerator SoC.
• Integrate DFT methods and tools into the ASIC design flow.
• Implement scan insertion, scan compression and test logic.
• Generate, analyse and debug ATPG patterns for fault coverage.
• Support MBIST implementation for large embedded memories.
• Coordinate with Physical Design to ensure robust scan chain timing.
• Develop automation scripts to improve DFT workflows.
• Support silicon bring-up, manufacturing test and post-silicon debugging.
• Collaborate with Product/Test Eng teams for ATE bring-up and yield improvement.

Skills

Experience in DFT

Digital IC design','weight 7

Scan architecture

ATPG

MBIST

Digital test methodologies

Python/Tcl scripting

Education

Degree in Electronic Engineering or Computer Engineering

Job description

Help Build the Next Generation of AI Silicon

I'm currently working with an exciting, well-funded semiconductor company developing next-generation AI hardware designed to overcome one of the biggest challenges facing modern computing.

As AI workloads continue to increase in complexity, the demand for faster, more efficient silicon has never been greater. This team is developing a cutting-edge AI accelerator architecture that will help redefine the future of high-performance computing.

They're now looking for a DFT Engineer to join the team implementing Design-for-Test for a large, multi-core AI accelerator ASIC.

You'll play a key role in delivering a scalable, production-ready DFT solution, working across scan implementation, ATPG, memory test and silicon bring-up. This is an excellent opportunity to develop your expertise while working alongside experienced engineers across architecture, RTL, physical design and product engineering.

Responsibilities

• Contribute to the DFT architecture of a complex multi-core AI accelerator SoC
• Integrate DFT methodologies and tools into the overall ASIC design flow
• Implement scan insertion, scan compression and associated test logic
• Generate, analyse and debug ATPG patterns for structural fault coverage
• Support MBIST implementation for large embedded memory arrays
• Work closely with Physical Design teams to ensure robust scan chain implementation and timing closure
• Develop scripting and automation to improve DFT efficiency and workflows
• Support silicon bring-up, manufacturing test and post-silicon debug
• Collaborate with Product and Test Engineering teams to support ATE bring-up, production test and yield improvement

What they're looking for

• Degree in Electronic Engineering, Computer Engineering or a related discipline
• Experience in DFT, digital IC design or ASIC development
• Good understanding of:Scan architecture
• ATPG
• MBIST
• Digital test methodologies
• Familiarity with industry-standard EDA tools
• Scripting experience using Python, Tcl or similar languages

You’ll enjoy solving technical challenges, working collaboratively across engineering disciplines and developing your expertise on complex, leading-edge silicon.

You're naturally detail-oriented, enjoy working on large-scale ASICs and are keen to grow your knowledge of Design-for-Test within a high-performing engineering team.

Why Join?

• Work on genuinely innovative AI silicon with real-world impact
• Be part of a highly collaborative engineering culture
• Gain exposure across the full ASIC development lifecycle, from architecture through to silicon bring-up
• Work alongside experienced experts across hardware, software and systems engineering
• Take ownership of meaningful technical challenges while continuing to develop your career