Senior Design Verification Engineer

JR United Kingdom; Wolverhampton; On-site; GBP 35,000 - 55,000; Full time

Job summary

A leading company in the IC field is seeking a verification engineer to contribute to RISC-V projects. The role involves developing verification infrastructures with a collaborative approach while ensuring high quality and performance standards are met. Candidates should have substantial experience in SystemVerilog and UVM, along with a proven ability to work with design teams.

Qualifications

• Proficiency in SystemVerilog and UVM required.
• Experience in hardware/software verification methodologies.
• Collaboration skills with design teams and partners essential.

Responsibilities

• Develop and maintain verification infrastructure.
• Define verification strategies and architectures.
• Manage functional and code coverage metrics.

Skills

SystemVerilog

UVM

Debugging

Collaboration

Job description

Social network you want to login/join with:

col-narrow-left

Client:

Platform Recruitment

Location:

Job Category:

Other

-

EU work permit required:

Yes

col-narrow-right

Job Views:

9

Posted:

06.06.2025

Expiry Date:

21.07.2025

col-wide

Job Description:

Join an innovative, rapidly expanding company at the forefront of the RISC-V revolution developing IC that has high-impact applications across machine learning, aerospace and automotive.

Flat structure with a highly diverse workload and excellent benefits.

Responsibilities:

• Develop and maintain verification infrastructure in collaboration with design teams and external partners.
• Define and implement detailed verification strategies and architectures to ensure product quality and performance.
• Manage functional and code coverage metrics to track and report progress.
• Troubleshoot, debug and resolve issues while maintaining quality tracking dashboards and automated regression tests.

Requirements:

• Strong proficiency in SystemVerilog and UVM, with substantial experience in industry-standard verification methodologies.
• A solid understanding of mixed hardware/software verification approaches.
• Experience with RISC-V architectures is preferred.
• Proven ability to work effectively with design teams and external partners to achieve project goals.