Digital Design Engineer - Verification

Flux Computing; London; On-site; GBP 70,000 - 100,000; Full time

Job summary

A leading technology company in London is seeking a Digital Design Engineer to shape the future of AI by building and verifying complex ASICs. The ideal candidate will define and execute verification strategies, ensuring the robustness of silicon designs ready for large-scale deployment. Join a motivated team that drives innovation in a fast-paced environment and enjoy competitive salary options along with relocation benefits for nearby residents.

Benefits

Comprehensive healthcare insurance

Private access to in-house 3D printer

Incentives for commuting within 20 minutes

Qualifications

• 7+ years in digital ASIC/SoC design & verification.
• Mastery of SystemVerilog/UVM and functional coverage.
• Strong scripting skills in Python, Tcl, and shell.

Responsibilities

• Architect and maintain verification environments for ASICs.
• Define verification plans targeting functional correctness.
• Collaborate with RTL designers on micro-architectures.

Skills

SystemVerilog

UVM

Constraint-random stimulus

Debug skills

Python

Tcl

Shell scripting

Job description

1 day ago Be among the first 25 applicants

Get AI-powered advice on this job and more exclusive features.

Flux Computing designs and manufactures optical processors to train and run inference on large AI models. Join us in London to be part of a highly motivated and skilled team that thrives on delivering impact and innovation at speed.

The role

We’re searching for a Digital Design Engineer who is passionate about building and verifying complex, high‑performance ASICs . You will own the definition and execution of verification strategies for the digital subsystems that control, configure and monitor Flux’s optical datapaths and AI compute fabrics. Your work will ensure first‑silicon success and robust, production‑worthy silicon that scales to data‑centre volumes.

Responsibilities

• Architect, implement and maintain comprehensive verification environments (SystemVerilog+UVM, assertion‑based and formal) for datapath, control, memory and high‑speed I/O blocks in our OTPU.
• Define verification plans that target functional correctness, low‑power modes, safety, reliability and security requirements; derive and track coverage metrics to closure.
• Develop reusable VIP and stimulus generators for modules such as network‑on‑chip routers, DDR/LPDDR controllers, PCIe/CXL interfaces and proprietary photonic control logic.
• Collaborate closely with RTL designers to iterate on micro‑architectures, resolve corner‑case bugs and balance PPA (power, performance, area) trade‑offs uncovered during verification.
• Drive RTL quality→GDS sign‑off: run lint, CDC/RDC, SDC constraint validation, gate‑level simulations, GLS with SDF, and power‑aware checks; work with physical‑design teams on ECOs.
• Enable post‑silicon bring‑up by generating test vectors, configuring scan/DFT hooks, and supporting FPGA/emulation platforms for firmware and software teams.
• Mentor junior engineers on verification methodology, code reviews, and best practices; champion continuous‐integration flows, regressions and results dashboards.
• Track industry advances in formal verification, emulation, coverage‑driven flows, RISC‑V vectors, and AI‑centric design techniques to keep Flux at the forefront of silicon quality.

Skills & Experience

• 7+years in digital ASIC/SoC design & verification, with at least two tape‑outs.
• Mastery of SystemVerilog/UVM, functional coverage, constraint‑random stimulus and scoreboards.
• Deep understanding of clock‑domain crossing, reset and power‑domain management, DFT/scan and low‑power (UPF/CPF) methodologies.
• Strong scripting (Python, Tcl, shell) to automate regressions and data analysis.
• Proven debug skills across RTL, gate‑level and emulation environments.
• Competitive salary and stock options in a rapidly growing AI company.
• Based in our new 5,000 sq. ft. office in the AI hub of Kings Cross, London.
• To foster collaboration in our high-growth environment, we require all employees to work from our London HQ and live within a 45-minute commute. We offer an extra £24,000/year incentive for those living within 20 minutes.
• Comprehensive healthcare insurance.
• Private access to our in-house 3D printer.

If you are passionate about pushing the boundaries of what's possible in AI and thrive in a high-energy, fast-paced environment, we want to hear from you. Apply now to join Flux and be a key player in shaping the future of computing.

Seniority level

• Seniority level

  Mid-Senior level

Employment type

• Employment type

  Full-time

Job function

• Job function

  Engineering and Information Technology

• Industries

  Semiconductor Manufacturing

Referrals increase your chances of interviewing at Flux Computing by 2x

Sign in to set job alerts for “Design Verification Engineer” roles.

London, England, United Kingdom 1 week ago

London, England, United Kingdom 2 weeks ago

London, England, United Kingdom 5 days ago

UK / Principal Applications / Validation Engineer

London, England, United Kingdom 1 week ago

Senior Instrumentation and Control Design Engineer

Basildon, England, United Kingdom 4 days ago

Associate Applications Engineer IC (w/m/d) - Graduate Program

London, England, United Kingdom 5 days ago

Application Specific Integrated Circuit Design Engineer

London, England, United Kingdom 1 day ago

Graduate- Senior-Principal Electrical Hardware Engineer

Chelmsford, England, United Kingdom 2 weeks ago

Paddington, England, United Kingdom 1 day ago

London, England, United Kingdom 4 days ago

Watford, England, United Kingdom 1 week ago

Principal / Associate - Digital Infrastructure Design Engineer

London, England, United Kingdom 4 days ago

London, England, United Kingdom 6 days ago

London, England, United Kingdom 5 days ago

London, England, United Kingdom 1 week ago

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.