Design Verification Engineer

ZipRecruiter; London; On-site; GBP 50,000 - 90,000; Full time

Job summary

An established industry player is seeking a GPU Verification Engineer to join their innovative GPU Division. This role offers a unique opportunity to work on cutting-edge designs that drive advancements in graphics and AI technology. You will be responsible for delivering verification activities, creating and maintaining UVM testbench components, and influencing verification methodologies. If you have a passion for hardware verification and want to make an impact in a dynamic environment, this position is perfect for you.

Qualifications

• Proven track record of developing verification environments for complex RTL designs.
• Excellent knowledge of SystemVerilog and UVM.

Responsibilities

• Responsible for all verification activities related to GPU components.
• Create verification plans and maintain UVM testbench components.

Skills

Hardware Verification

Root-Cause Analysis

Verification Methodology

SystemVerilog

UVM

Tools

UVM Testbench

Job description

Job Description

GPU UK Division - Verification Engineer

Work on cutting edge designs within a prestigious group!

I am seeking a GPU Verification Engineer to join my clients growing GPU Division. This position is a unique opportunity to exercise your hardware verification skills on cutting edge designs within their prestigious Graphics group. Here you will exercise your skills on key components that meet latest demands and improvements for graphics, AI or connectivity processor and related IP.

You will get the chance to work for a powerhouse whereby you will spend your time creating the graphics and AI chips that are at the core of your favourite electronic products.

You will:

1. Be responsible for the delivery of all verification activities related to a GPU component or sub-system from early stages of verification planning to sign-off.
2. Create verification plans, develop and maintain UVM testbench components.
3. Participate in all stages of design specification definition providing feedback from the verification perspective.
4. Develop testbenches in UVM, write tests, sequences, functional coverage, assertions & verification plans.
5. Be responsible for the definition, effort estimation and tracking of your own work.
6. Be able to influence and advance our GPU verification methodology.
7. Have the opportunity to lead, coach and mentor other members of the team.
8. Participate in design and verification reviews and recommend improvements.

Qualifications

1. Have a proven track record of developing verification environments for complex RTL designs.
2. Have excellent understanding of constrained-random verification methodology and challenges of verification closure.
3. Be confident in defining verification requirements, and work out the implementation approach and details of a testbench.
4. Be able to do root-cause analysis of complex issues and resolve them in a timely manner.
5. Have excellent knowledge of SystemVerilog and UVM.
6. Be able to develop new verification flows.

For more information and a confidential discussion on this superb opportunity contact Rachel Mason at IC Resources.