Experienced AMS Design Verification Engineer (m/f/d)

Apple Inc.; London; On-site; GBP 60,000 - 100,000; Full time

Job summary

Join a forward-thinking team at a leading technology company as a Design Verification Engineer. This role offers a unique opportunity to work on innovative mixed-signal designs, ensuring the highest quality in product development. You will be responsible for defining and executing verification strategies, collaborating closely with design engineers to deliver bug-free silicon. With a focus on performance and power analysis, your contributions will directly impact the efficiency and quality of cutting-edge products. If you thrive on solving complex challenges and want to be part of a team that pushes the boundaries of technology, this position is perfect for you.

Qualifications

• Strong knowledge of System Verilog and UVM for verification tasks.
• Hands-on experience with constrained random verification environments.

Responsibilities

• Define and design self-checking verification environments for multi-layer systems.
• Collaborate with design engineers for bug-free tape-outs.

Skills

System Verilog

UVM (Universal Verification Methodology)

Constrained Random Verification

Object Oriented Programming (OOP)

Assertion Based Verification

C++

Python

Verilog

Education

Master´s degree in Electrical/Computer Engineering

PhD in Electrical/Computer Engineering

Proven industrial experience/degree equivalent

Tools

FPGA emulation platforms

Job description

Experienced AMS Design Verification Engineer (m/f/d)

At Apple, we work daily to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a forward-thinking and creative Design Verification Engineer. As a member of our multifaceted group, you will have the rare and rewarding opportunity to craft upcoming products that will delight and encourage millions of Apple’s customers every single day. Do your life’s best work here at Apple! This role is for a Design Verification engineer who will enable bug-free first silicon for the mixed-signal designs in our Munich team. The responsibilities include all phases of pre-silicon verification including but not limited to: construction of verification environments, coding of test scenarios and assertions and close collaboration with Analog and Digital Design engineers.

Description

Definition and design of Self-checking verification environments for multi-layer systems using the SystemVerilog UVM library. The responsibility spans from concept discussions, verification strategy definition and execution of the verification tasks to ensure bug-free tape-outs. The AMS DV engineer goes beyond standard verification techniques and includes:

1. Performance-based analysis
2. Power related analysis and scenario design for early power estimation
3. Deliveries of tests for design and test engineering teams
4. Gate-level verification (power and timing)
5. Lab bring-up support

A significant part of the AMS DV team focuses on research and innovations to improve verification techniques and tools for mixed-signal systems in order to increase efficiency and quality. Looking forward and establishing cutting edge concepts and methods to support them are part of the AMS DV team’s DNA.

Minimum Qualifications

• Knowledge of System Verilog test-bench language and UVM (Universal Verification Methodology)
• Hands-on experience with constrained random verification environments
• Basic design background in support of verification results analysis
• Knowledge of Object Oriented Programming (OOP)
• Proficiency in English language is required

Preferred Qualifications

• Master´s degree or PhD in Electrical/Computer Engineering or proven industrial experience/degree equivalent
• Hands-on experience with Assertion Based Verification
• Familiarity with system design using C++, Python or Verilog
• Familiarity with FPGA emulation platforms