[CONTRACT] SoC Verification Engineer

microTECH Global Ltd; London; Remote; GBP 50,000 - 80,000; Full time

Job summary

A leading company is seeking a SoC Verification Engineer for a contract role based in London with remote working flexibility. The ideal candidate will possess experience in SoC methodologies, verification planning, and debugging, contributing to a dynamic team environment. Immediate start is available for this 6-month position, emphasizing proficiency in System Verilog and various verification techniques.

Qualifications

• Candidates must be based in the UK with remote work capabilities.
• Experience with constrained random and metrics driven verification is essential.
• Strong analytical and communication skills are required.

Responsibilities

• Verification of complex units on SoC using industry standard tools.
• Develop unit and subsystem level test benches.
• Experience with power-aware verification techniques.

Skills

Design and verification of SoCs

System Verilog

UVM methodology

C/C++

Debugging test failures

Gate Level Simulation (GLS)

ASAM protocols and BUS interconnect

Tools

SV/UVM methodology

System Verilog

Verilog

TCL/Perl/shell-scripting

Job description

Social network you want to login/join with:

[CONTRACT] SoC Verification Engineer, London

col-narrow-left

Client:

microTECH Global Ltd

Location:

London, United Kingdom

Job Category:

Other

-

EU work permit required:

Yes

col-narrow-right

Job Reference:

f2caf5ee3a4a

Job Views:

59

Posted:

22.06.2025

Expiry Date:

06.08.2025

col-wide

Job Description:

Job Description

Job title: SoC Verification Engineer
Location: UK/Remote
Contract: Contract
Start: ASAP
Duration: 6 months

For our client we are looking for a SoC Verification Engineer, candidates must be based in the UK although the work can be performed remotely.

Job Requirements
- Experience in design and verification on SoCs and SoC Methodologies for verifying complex units on SoC using industry standard tools and technologies.
- Proficient in developing unit and subsystem level test benches using SV/UVM methodology.
- Constrained random and Metrics driven verification.
- Experienced with C model integration and scorebording
- FW code integration verification
- Experience with AMBA protocols and BUS interconnect functional and formal verification along with coverage closure.
- Experience with power aware verification and clock domain crossing verification.
- Experience with debugging test failures
- Experience in Gate Level Simulation (GLS) verification flow for SoC verification
- Strong knowledge of verification planning, coverage analysis, pseudo and constrained random techniques, assertion based and formal verification techniques with System Verilog
- Experience with Verilog, C/C++, System C, TCL/Perl/shell-scripting
- Strong analytical skills and ability to work in a dynamic and fast paced team environment.
- Excellent communication skills