Senior SOC Design For Test Engineer

NXP Semiconductors NV

Grenoble

On-site

EUR 90,000 - 120,000

Full time

7 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

NXP Semiconductors is seeking an experienced Senior DFT Engineer to join the ACE team in Grenoble. You will define, implement, verify, and support advanced DFT solutions for complex SoC products intended for Automotive and Industrial applications.

Work with design, verification, and manufacturing teams to deliver robust DFT architectures, test structures, and manufacturing test solutions, ensuring high test quality and coverage throughout the development cycle.

Qualifications

  • Bachelor’s or Master’s degree in Electrical/Computer Engineering, Computer Engineering, Microelectronics, or a related field.
  • Strong experience in DFT design and verification for complex ASIC or SoC products.
  • Experience with Verilog/SystemVerilog and DFT tools such as Synopsys TestMAX, Cadence Modus, or Siemens Tessent.
  • AI driven programming or scripting skills using TCL, Python, Perl, or similar languages.

Responsibilities

  • Define and implement DFT architectures and solutions at IP, subsystem, and SoC level based on product requirements.
  • Develop and integrate DFT features including Scan, ATPG, Memory BIST, Logic BIST, JTAG, and related test structures.
  • Align DFT implementation across SoC platforms and IP blocks for scalable, high-quality test solutions.
  • Develop and execute ATPG patterns to achieve target fault coverage for Stuck-At, Transition Delay, Memory BIST, and Logic BIST.
  • Perform DFT verification, simulations, and validation to ensure correctness of test solutions.
  • Collaborate with design, verification, physical design, and product engineering teams throughout the development cycle.
  • Support silicon bring-up and post-silicon evaluation to ensure test patterns work from first silicon.
  • Analyze test results, debug failures, identify root causes, and drive yield improvements.
  • Work with manufacturing and ATE teams to enable efficient production test flows.
  • Evaluate and adopt new DFT methodologies and tools to improve quality and cost efficiency.
  • Document DFT architecture, implementation details, verification strategies, and test plans.
  • Provide technical leadership and mentorship to junior engineers.

Skills

DFT design and verification
Verilog/SystemVerilog
Scripting: TCL/Python/Perl
Test tools: DFT suites
Analytical problem solving
Communication

Education

Bachelor’s or Master’s degree in Electrical/Computer Engineering

Tools

Synopsys TestMAX
Cadence Modus
Siemens Tessent

Job description

Job Summary

NXP Semiconductors is seeking an experienced and motivated Senior Design For Test (DFT) Engineer to join the AI and Chip Engineering (ACE) team. In this role, you will define, implement, verify, and support advanced DFT solutions for complex SoC products developed in leading-edge semiconductor technologies for Automotive and Industrial applications.

Working closely with design, verification, product engineering, and manufacturing teams, you will contribute to the delivery of cost-effective, high-quality DFT architectures and manufacturing test solutions that ensure robust product quality and test coverage.

Key Responsibilities
  • Define and implement Digital Design For Test (DFT) architectures and solutions at IP, subsystem, and SoC level based on product requirements and specifications.
  • Develop and integrate DFT features including Scan, ATPG, Memory BIST, Logic BIST, JTAG, and related test structures.
  • Align DFT implementation across SoC platforms and IP blocks to ensure efficient, scalable, and high-quality test solutions.
  • Develop and execute ATPG patterns to achieve target fault coverage for Stuck-At, Transition Delay, Memory BIST, and Logic BIST testing.
  • Perform DFT verification, simulations, and validation activities to ensure the correctness and effectiveness of implemented test solutions.
  • Collaborate with design, verification, physical design, and product engineering teams throughout the development cycle to ensure testability requirements are met.
  • Support silicon bring-up activities and participate in post-silicon evaluation to ensure manufacturing test patterns are operational from first silicon.
  • Analyze test results, debug failures, identify root causes, and drive yield and quality improvements.
  • Work with manufacturing and ATE teams to enable efficient production test flows.
  • Evaluate and adopt new DFT methodologies, tools, and industry best practices to improve test quality, coverage, and cost efficiency.
  • Document DFT architecture, implementation details, verification strategies, and test plans.
  • Provide technical leadership and mentorship to junior engineers when appropriate.
Qualifications
Required
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Microelectronics, or a related field.
  • Strong experience in DFT design and verification for complex ASIC or SoC products.
  • Solid understanding of DFT methodologies including: Scan DesignATPGMemory BISTLogic BISTJTAG / Boundary Scan
  • Experience with industry-standard DFT tools such as Synopsys TestMAX, Cadence Modus, or Siemens Tessent.
  • Good understanding of digital design fundamentals, ASIC/SoC development flows, and semiconductor manufacturing test concepts.
  • Experience with Verilog/SystemVerilog.
  • AI Driven programming or scripting skills using TCL, Python, Perl, or similar languages.
  • Strong analytical and problem-solving skills.
  • Effective communication and collaboration skills in a multidisciplinary environment.
Preferred
  • Experience supporting silicon bring-up and post-silicon debug activities.
  • Experience in driving DFT conception and development with AI tools.
  • Familiarity with ATE test development and manufacturing test flows.
  • Knowledge of advanced semiconductor process technologies.
  • Experience working on Automotive or Industrial semiconductor products.
Why Join NXP?

At NXP, we develop innovative semiconductor solutions that power secure connections and infrastructure for a smarter world. Our technologies can be found in vehicles, mobile devices, industrial systems, and countless connected applications. Joining the ACE team offers the opportunity to work on cutting-edge SoCs, collaborate with world-class engineering teams, and contribute to products that make life easier, safer, and more connected.

More information about NXP in France

#LI-7795

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior SOC Design For Test Engineer
Senior SOC Design For Test Engineer

NXP Semiconductors • Grenoble

On-site
EUR 65,000 - 90,000
Senior DFT Engineer: SoC Test & AI-Driven Validation
Senior DFT Engineer: SoC Test & AI-Driven Validation

NXP Semiconductors NV • Grenoble

On-site
EUR 90,000 - 120,000
Senior SoC DFT Engineer: AI-Driven Test & Validation
Senior SoC DFT Engineer: AI-Driven Test & Validation

NXP Semiconductors • Grenoble

On-site
EUR 65,000 - 90,000
Senior HW Digital Design Verification Engineer
Senior HW Digital Design Verification Engineer

NXP Semiconductors • Valbonne

On-site
EUR 90,000 - 130,000
Analog / RF & mmWave Senior Principal Test Engineer
Analog / RF & mmWave Senior Principal Test Engineer

NXP Semiconductors • Caen

On-site
EUR 90,000 - 130,000
DFT (Design For Testability) Engineer (F/M)
DFT (Design For Testability) Engineer (F/M)

NanoXplore SAS • Meylan

On-site
EUR 70,000 - 95,000
Contract: Full Time CDI
Competitive salary + internal benefits
Test Engineer
Test Engineer

IC Resources • Nice

On-site
EUR 40,000 - 55,000
Senior HW Digital Design Verification Engineer
Senior HW Digital Design Verification Engineer

NXP Semiconductors NV • Grenoble

On-site
EUR 70,000 - 100,000
Senior HW Digital Design Verification Engineer
Senior HW Digital Design Verification Engineer

NXP Semiconductors NV • Valbonne

On-site
EUR 70,000 - 110,000
Stage Ingénieur : Conception Numérique IP et Circuit Intégrés (F/H)
Stage Ingénieur : Conception Numérique IP et Circuit Intégrés (F/H)

NXP Semiconductors • Toulouse

On-site
EUR 11,000 - 16,000