Senior Digital IC Engineer — AI Accelerator Lead

Cortus SAS

France

Sur place

EUR 90 000 - 130 000

Plein temps

14 jours+

Recevez plus de réponses des employeurs

Envoyez un CV adapté au poste en quelques minutes.

Description du poste

Cortus is at the forefront of edge‑cutting AI inference chiplet development. We are seeking a Senior Digital IC Design Engineer (m/f) to join our R&D Center of Excellence in Mauguio and strengthen our on‑site hardware design team.

Role Overview

As a Senior Digital IC Engineer, you will be a key contributor and technical lead in the design and development of complex digital integrated circuits (ICs), including System‑on‑Chip (SoC) and IP cores for AI accelerators. You will also lead the AI accelerator branch, managing and mentoring the engineering team.

Key Responsibilities
  • Lead the design, implementation, and verification of digital ICs for AI inference accelerators.
  • Manage the engineering team, providing guidance and technical support.
  • Participate in all phases of the ASIC/IC development lifecycle, from specification to tape‑out.
  • Collaborate closely with cross‑functional teams, ensuring high‑quality and timely delivery.
  • Education: PhD in Computer Science, Electronics, or Engineering, or MSc in Computer Science/Electronics, or equivalent.
  • Experience: Deep experience in defining IPs, CPU architecture, and digital IC implementation.
  • Technical Skills:
    • Knowledge of configuration database management (Git, SVN).
    • Scheduling and reporting activities.
  • Language: Proficient in English, both written and spoken.
  • Professional Skills:
    • Proven communication and interpersonal skills.
    • Ability to assume responsibility for a variety of technical tasks and troubleshooting.
    • Strong sense of responsibility and ability to meet deadlines.
Highly preferred skills
  • Familiarity with AI/ML hardware accelerators or neural network architectures (e.g., CNNs, ViTs).
  • Exposure to AI/ML frameworks (e.g., TensorFlow, PyTorch).
  • Knowledge of floating‑point formats: FP32, FP16, FP8, FP4.
  • Understanding of floating‑point operators.
  • Experience with SIMD computing units and tensor processing units.
  • Awareness of performance bottlenecks in AI workloads on embedded hardware.
Job type and locations
  • Employment Type: Full‑time, permanent contract.
Benefits of working at CORTUS

This position is intended for mid‑level engineers (higher levels will be considered for the ideal candidate) and comes with an attractive compensation package, including:

  • Meal card and comprehensive health and care insurance.
  • A culture that values collaboration, teamwork, and recognition, accomplishments are duly celebrated.
Additional information
  • CORTUS is committed to fostering a diverse and inclusive workplace and welcomes applications from candidates eager to join an environment that encourages initiative, flexibility, and creativity.

Successful candidates will join a team of highly experienced engineers and innovators working passionately across a wide range of technologies from silicon chip design to cloud‑based software interfaces.

Obtenez votre examen gratuit et confidentiel de votre CV.
ou faites glisser et déposez votre fichier ici.
Similar jobs

Postes similaires à comparer

DIGITAL IC Senior Engineer – AI Accelerators/NPU – FRANCE
DIGITAL IC Senior Engineer – AI Accelerators/NPU – FRANCE

Cortus SAS • France

Sur place
EUR 90 000 - 130 000
Meal card
Health insurance
ASIC Design Engineer - Hardware
ASIC Design Engineer - Hardware

Inria • Rennes

Sur place
Remboursement partiel des frais de交通
7 semaines de congés payés
Télétravail possible après 6 mois
+2
Advanced Packaging & Power Delivery Senior Engineer
Advanced Packaging & Power Delivery Senior Engineer

Axelera AI • Paris

Hybride
EUR 70 000 - 95 000
Attractive compensation package
Pension plan
Employee insurances
+2
Senior Principal Computer Architect AI/ML (f/m/d)
Senior Principal Computer Architect AI/ML (f/m/d)

NXP Semiconductors • Grenoble

Sur place
EUR 70 000 - 100 000
Director - Silicon Logical Design
Director - Silicon Logical Design

Axelera AI • Paris

Hybride
EUR 100 000 - 140 000
Attractive compensation package
Pension plan
Employee insurance
+2
Director - Silicon Logical Design
Director - Silicon Logical Design

Axelera AI • France

Hybride
EUR 180 000 - 240 000
Attractive compensation package
Pension plan
Employee insurances
+1
AI Compiler Engineer
AI Compiler Engineer

Kalray • Montbonnot-Saint-Martin

Sur place
EUR 90 000 - 120 000
Competitive salary
RTT extra leave
Sustainable mobility incentives
+2
Director - Hardware Engineering, AI Infrastructure Systems
Director - Hardware Engineering, AI Infrastructure Systems

Axelera AI • France

Hybride
EUR 100 000 - 150 000
Pension plan
Employee insurances
Company shares option
ML Systems Engineer — Inference Acceleration
ML Systems Engineer — Inference Acceleration

Arago • Paris

Sur place
EUR 120 000 - 180 000
Stock options
Healthcare coverage
Pension contributions
+2
ML Systems Engineer — Inference Acceleration
ML Systems Engineer — Inference Acceleration

Arago Inc. • Paris

Sur place
EUR 110 000 - 170 000
Stock options
Health insurance
Pension contributions
+1