Lead MTS Logic Design

Rambus.com

Aix-en-Provence

Sur place

EUR 70 000 - 95 000

Plein temps

14 jours+

Recevez plus de réponses des employeurs

Envoyez un CV adapté au poste en quelques minutes.

Avantages offerts par ce poste

Health insurance
Employee Stock Purchase Plan
Extra vacation per quarter
Team lunches

Résumé du poste

Rambus is hiring a full-time Senior Design engineer for the PCIe/CXL IP design team in a hybrid setup with onsite and remote work. The role focuses on architecture, micro-architecture, and implementation in SystemVerilog, with FPGA prototyping and cross‑functional collaboration.

Ideal candidates have 7+ years in RTL design, a Master’s or PhD in EE/CE, and strong English communication for an international team. Rambus offers competitive compensation and benefits.

Qualifications

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or equivalent.
  • 7+ years of RTL design experience.
  • Good English skills and ability to work with an international team.

Responsabilités

  • Contribute to architecture and micro-architecture of PCIe/CXL/IP.
  • Implement designs in System Verilog.
  • Collaborate with verification team to verify IPs.
  • Prototype IPs on cutting edge FPGAs.

Connaissances

RTL Design
Verilog
SystemVerilog
English

Formation

Master's degree or PhD in Electrical Engineering or Computer Engineering

Outils

FPGA

Description du poste

Overview

Rambus, a premier chip and silicon IP provider, is seeking to hire a motivated full‑time Senior Design engineer to join our PCIe, CXL IP design team. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer.

This full‑time position will allow the candidate to contribute to the architecture,design of next generation IPs, targeting the latest developments in PCIeandCXL standards. This position will also be involved in prototyping these IPs on cutting edge FPGAs. The candidate will work closely with local teams as well as with multi‑cultural, multi‑national colleagues.

Rambus offers a flexible work environment, embracing a hybrid approach. We encourage employees to spend an average of at least three days per week working onsite, allowing for two days of remote work. Benefits includean excellenthealth insurance, Employee Stock Purchase Plan, an extra day of vacation per quarter, regular team lunches and breakfasts and a great team atmosphere.

Responsibilities
  • Contribute to the architecture and micro-architecture of next generation PCIe / CXL / AMBA controller IP
  • Implement these designs in System Verilog
  • Collaborate with the verification team to verify the IPs
  • Participate in prototyping of the IPs in cutting edge FPGAs
Qualifications
  • RTL coding: Verilog / System Verilog
  • Master's degree or PHD in Electrical Engineering, Computer Engineering or equivalent.
  • 7+ years of experience with RTL Design
  • Good English skills, communication skills, and willingness to work with an international team.

Additional Desirable skills:

  • Knowledge of PCIe / CXL

About Rambus

Rambus is a global company that makes industry‑leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data‑intensive workloads. Our world‑class team is the foundation of our company, and our innovative spirit drives us to develop the cutting‑edge products and technologies essential for tomorrow’s systems.

Rambus offers a competitive compensation package, including base salary, bonus, equityand employee benefits.

At Rambus, we are committed to fostering a workplace where every individual is respected, supported, and empowered to succeed. We value a range of perspectives and experiences that contribute to innovation and collaboration. Our goal is to ensure that all team members have equitable access to opportunities, resources, and a sense of belonging. We believe that a culture of fairness and inclusion helps us all do our best work.

Rambus is proud to be an Equal Employment Opportunity and affirmative action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.

Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application.

Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee‑based recruitment services.

For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out our careers page.

Obtenez votre examen gratuit et confidentiel de votre CV.
ou faites glisser et déposez votre fichier ici.
Similar jobs

Postes similaires à comparer

Principal PCIe CXL RTL Design Engineer
Principal PCIe CXL RTL Design Engineer

Rambus.com • Aix-en-Provence

Hybride
EUR 50 000 - 70 000
Excellent health insurance
Employee Stock Purchase Plan
Extra day of vacation per quarter
+1
MTS Verification Engineering
MTS Verification Engineering

Rambus • Marseille

Hybride
EUR 70 000 - 90 000
Competitive compensation package
Flexible work environment
Employee benefits
Senior PCIe/CXL IP Design Engineer (Hybrid)
Senior PCIe/CXL IP Design Engineer (Hybrid)

Rambus.com • Aix-en-Provence

Hybride
EUR 70 000 - 95 000
Health insurance
Employee Stock Purchase Plan
Extra vacation per quarter
+1
MTS Verification Engineering
MTS Verification Engineering

Rambus.com • Aix-en-Provence

Hybride
EUR 50 000 - 70 000
Flexible work environment
Senior PCIe/CXL RTL Design Engineer - Hybrid
Senior PCIe/CXL RTL Design Engineer - Hybrid

Rambus.com • Aix-en-Provence

Hybride
EUR 50 000 - 70 000
Excellent health insurance
Employee Stock Purchase Plan
Extra day of vacation per quarter
+1
PCIe/IP Verification Engineer (Hybrid, Sofia)
PCIe/IP Verification Engineer (Hybrid, Sofia)

Rambus.com • Aix-en-Provence

Hybride
EUR 50 000 - 70 000
Flexible work environment
SoC Design Engineer
SoC Design Engineer

Microchip Technology Inc. • Rousset-Serre-Ponçon

Sur place
EUR 65 000 - 95 000
Sr. Staff Hardware Design Engineer
Sr. Staff Hardware Design Engineer

SiFive France SASU • La Ciotat

Sur place
EUR 70 000 - 100 000
Sr. Staff Hardware Design Engineer
Sr. Staff Hardware Design Engineer

SiFive, Inc. • La Ciotat

Sur place
EUR 70 000 - 90 000
PCie Driver Engineer
PCie Driver Engineer

Kalray • France

Sur place
EUR 70 000 - 100 000
RSU (free shares)
Paid leave RTT
Mobility incentives
+1