Intern Mixed Signal IP

Cadence Design Systems

Valbonne

On-site

EUR 8,900 - 13,000

Full time

2 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Cadence Design Systems in Sophia-Antipolis, France, offers a 6-month internship starting early 2027 for engineering students. You will investigate analog and digital circuit options to monitor process variations and design/benchmark circuits under the Mixed-Signal IP (MSIP) team.

Ideal candidates are final-year master’s students in electrical/electronic engineering with an interest in circuit design; exposure to Cadence Virtuoso is a plus.

Qualifications

  • Must be a final-year master’s student in electrical/electronic engineering.
  • Interest in circuit design and semiconductor technology.
  • Exposure to analog IC design tools like Cadence Virtuoso is a plus.

Responsibilities

  • Explore available analog and digital circuit options to monitor process variations.
  • Design and benchmark candidate circuits for MSIP roadmap.
  • Collaborate with Mixed-Signal IP R&D to gain hands-on design experience.

Skills

Circuit design interest
Analog design EDA tools
Hands-on problem solving

Education

Master's student in electrical/electronic engineering

Tools

Cadence Virtuoso

Job description

About Cadence

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.

Position Overview

Title: Intern

Location: Sophia-Antipolis, France

Duration: 6 months (From: early Q1 2027)

Internship Description

Are you curious about advanced technology nodes in microelectronics and eager to gain hands-on experience using them to tackle real engineering challenges? Do you enjoy solving problems and finding smarter ways to work? If so, we'd love to hear from you. At Cadence, we believe great candidates come from a variety of backgrounds and experiences. You do not need to be an expert in microelectronics or transistor technologies to apply. We are looking for motivated and curious individuals who are eager to learn and excited about exploring how today’s technologies and transistors can be used to address real engineering challenges.

As semiconductor technology scales to ever-shrinking, advanced nodes, transistor variability during production (process variation) presents a critical challenge for integrated circuit design. Because of these variations, two integrated circuits originating from different wafers can exhibit significantly different behaviour. Efficiently sensing process variations allows systems to be trimmed post-production, enabling an adaptive (rather than purely predictive) design approach, leading to tighter margins and superior performance at the system level. Embedded circuits capable of efficiently tracking process variations have therefore become increasingly critical in modern SoCs.

In this internship, you will work with the Mixed-Signal IP R&D team to investigate available analog and digital circuit options to monitor process variations. After a thorough review of the state of the art, you will design and benchmark these circuits. Positioned at the intersection of circuit design and semiconductor physics, this project offers hands-on design experience in the mixed-signal domain, exposure to cutting-edge technology nodes, and the opportunity to directly contribute to the Cadence Mixed-Signal IP (MSIP) product roadmap.

Internship Requirements

Currently completing the final year of a master’s degree in electrical and/or electronic engineering.

A genuine interest in circuit design and semiconductor technology.

Some exposure to analog design EDA tools, such as Cadence Virtuoso, would be a plus.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Mixed-Signal IP Intern: Design & Benchmark Circuits
Mixed-Signal IP Intern: Design & Benchmark Circuits

Cadence Design Systems • Valbonne

On-site
EUR 8,900 - 13,000
Intern AFG Memoire
Intern AFG Memoire

Cadence Design Systems • Valbonne

On-site
EUR 12,000 - 18,000
Intern Digital Implementation
Intern Digital Implementation

Cadence Design Systems • Meylan

On-site
EUR 12,000 - 18,000
Intern AFG Memoire
Intern AFG Memoire

Cadence • Valbonne

On-site
EUR 12,000 - 18,000
SE - Chip Methodology & Automation Intern
SE - Chip Methodology & Automation Intern

Arm Limited • Valbonne

Remote
EUR 24,000 - 30,000
Software Development & Optimization Internship
Software Development & Optimization Internship

Synopsys Inc • Villeurbanne

On-site
EUR 13,000 - 20,000
SoC Architect Intern
SoC Architect Intern

Arm Limited • Biot

On-site
EUR 24,000 - 27,000
Mentoring program
Networking opportunities
End of internship celebration
Advanced R&D - Internship - Digital Design
Advanced R&D - Internship - Digital Design

Kandou Ai • Saint-Sulpice

On-site
EUR 8,400 - 12,000
Hands-on internship experience
Mentorship by senior staff
Startup experience exposure
+1
Senior Analog Design Lead, CMOS & Mixed‑Signal
Senior Analog Design Lead, CMOS & Mixed‑Signal

Jobtailor • Toulouse

On-site
EUR 90,000 - 150,000
Advanced R&D - Internship - Signal Processing
Advanced R&D - Internship - Signal Processing

Kandou Ai • Saint-Sulpice

On-site
EUR 8,900 - 13,000
Compensation provided
Hands-on research experience
Startup environment