Hybrid: Lead Design Verification Engineer for AI Chip SoCs

Semidynamics

Barcelona

Híbrido

EUR 90.000 - 120.000

Jornada completa

hace 29 horas
Sé de los primeros/as/es en solicitar esta vacante
Generador de candidaturas

Una candidatura completa en un minuto — currículum adaptado y carta de presentación, listos para enviar.

Supera los filtros ATS

Ventajas ofrecidas por este puesto de trabajo

Hybrid work in Barcelona
Competitive compensation
Work from anywhere (1 week)

Descripción de la vacante

Semidynamics seeks a Design Verification Engineer to lead subsystem and IP‑level verification for high‑speed interfaces in AI chips. You will guide a team of verification engineers, coordinating with RTL, SoC architecture, firmware, and other DV teams to deliver sign‑off quality designs.

The role requires hands‑on leadership, deep technical expertise, and cross‑functional collaboration in a hybrid setup with four days in Barcelona and one day WFH.

Formación

  • 10+ years of ASIC/SoC design verification experience.
  • Deep expertise in high‑speed protocol verification (PCIe/UCIe/SerDes).
  • Proven in building UVM‑based testbenches and coverage‑driven sign‑off.

Responsabilidades

  • Architect, setup, and debug functional verification environments across subsystems.
  • Serve as protocol expert for AMBA, PCIe, UCIe, SerDes interfaces.
  • Debug RTL, DV models, and specs to ensure functional correctness.
  • Develop and maintain UVM‑based testbenches and flows to automate verification cycles.
  • Triage and root‑cause simulation failures; drive bug closure with teams.
  • Optimize simulation runtime and scalability for large designs.

Conocimientos

ASIC/SoC verification
High-speed protocols
Verilog/SystemVerilog
UVM-based testbenches
Debugging
Problem solving

Educación

Bachelor's or Master’s in Electrical or Computer Engineering

Herramientas

VCS
Xcelium
Questa

Descripción del empleo

Semidynamics seeks a Design Verification Engineer to lead subsystem and IP‑level verification for high‑speed interfaces in AI chips. You will guide a team of verification engineers, coordinating with RTL, SoC architecture, firmware, and other DV teams to deliver sign‑off quality designs.

The role requires hands‑on leadership, deep technical expertise, and cross‑functional collaboration in a hybrid setup with four days in Barcelona and one day WFH.

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

Lead Design Verification Engineer – High‑Speed Interface Protocols
Lead Design Verification Engineer – High‑Speed Interface Protocols

Semidynamics • Barcelona

Híbrido
EUR 90.000 - 120.000
Hybrid work in Barcelona
Competitive compensation
Work from anywhere (1 week)
SOC Full Chip Verification Engineer
SOC Full Chip Verification Engineer

Semidynamics • Barcelona

Presencial
EUR 85.000 - 110.000
4 days in Barcelona office
1 day WFH
1 week work from anywhere
+2
Senior SOC Verification Engineer — Full-Chip (Barcelona Office)
Senior SOC Verification Engineer — Full-Chip (Barcelona Office)

Semidynamics • Barcelona

Híbrido
EUR 85.000 - 110.000
4 days in Barcelona office
1 day WFH
1 week work from anywhere
+2
Senior SoC Verification Engineer - Hybrid & Flexible
Senior SoC Verification Engineer - Hybrid & Flexible

OPENCHIP & SOFTWARE TECHNOLOGIES • Barcelona

Híbrido
EUR 55.000 - 75.000
Lead High-Speed Verification Engineer – PCIe/UCIe
Lead High-Speed Verification Engineer – PCIe/UCIe

Hireroo Ltd • Barcelona

Híbrido
EUR 90.000 - 140.000
Flexible working hours
Hybrid model: 4 days in office, 1 day?
Relocation bonus
+6
Senior GLS & Hardware Emulation Verification Engineer
Senior GLS & Hardware Emulation Verification Engineer

Semidynamics • Barcelona

Presencial
EUR 90.000 - 130.000
Barcelona office
WFH one day per week
Work from anywhere week
+1
Lead Design Verification Engineer, High Speed Interface Protocols
Lead Design Verification Engineer, High Speed Interface Protocols

Hireroo Ltd • Barcelona

Híbrido
EUR 90.000 - 140.000
Flexible working hours
Hybrid model: 4 days in office, 1 day?
Relocation bonus
+6
Design Verification Engineer – GLS & Hardware Emulation at Semidynamics
Design Verification Engineer – GLS & Hardware Emulation at Semidynamics

Semidynamics • Barcelona

Presencial
EUR 90.000 - 130.000
Barcelona office
WFH one day per week
Work from anywhere week
+1
Senior PM – End-to-End Hardware & AI IP Delivery (Hybrid)
Senior PM – End-to-End Hardware & AI IP Delivery (Hybrid)

Semidynamics • Barcelona

Híbrido
EUR 80.000 - 110.000
Hybrid work schedule
4 days in Barcelona office
1 day WFH
+1
Senior Hybrid Analog/Mixed-Signal IC Design Engineer
Senior Hybrid Analog/Mixed-Signal IC Design Engineer

flir • Sevilla

Híbrido
EUR 45.000 - 65.000
Hybrid work model
Coffee & fruit in office
Structured onboarding program
+1