FPGA RTL Design Intern (VHDL/Verilog) – Barcelona

Keysight Technologies, Inc.

Barcelona

On-site

EUR 6,700 - 11,000

Full time

3 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Keysight Technologies seeks a highly motivated FPGA/RTL Design Engineering Intern to join our engineering team in Barcelona, Spain, contributing to the development of high-performance FPGA-based systems.

This internship is ideal for students passionate about digital hardware design, offering hands-on FPGA development and collaboration with international teams using Vivado, Quartus, and real FPGA hardware such as Zynq UltraScale+.

Qualifications

  • Currently enrolled in a Bachelor’s or Master’s degree in Digital Electronics, Electrical Engineering, Telecommunications Engineering, Computer Engineering or a related field.
  • Must remain enrolled for the full duration of the internship and university must sign convenio de prácticas with Keysight.
  • Fluent English (B2-C1 or higher), spoken and written; daily use with international colleagues.

Responsibilities

  • Design and implement RTL for FPGA-based systems using VHDL, Verilog or SystemVerilog
  • Develop and execute testbenches for functional verification
  • Work with FPGA toolchains (AMD/Xilinx Vivado, Intel/Altera Quartus) from synthesis to implementation
  • Integrate, debug and validate designs on real FPGA hardware (e.g. Zynq UltraScale+, RFSoC or similar platforms)
  • Analyze and optimize designs for timing closure, latency and resource utilization
  • Collaborate with engineers on digital signal processing (DSP), high-speed interfaces and system integration

Skills

FPGA development
RTL design
Digital hardware
English fluency

Education

Bachelor’s or Master’s in Digital Electronics / Electrical / Telecommunications / Computer Engineering

Tools

Vivado
Quartus
ModelSim
QuestaSim

Job description

Keysight Technologies seeks a highly motivated FPGA/RTL Design Engineering Intern to join our engineering team in Barcelona, Spain, contributing to the development of high-performance FPGA-based systems.

This internship is ideal for students passionate about digital hardware design, offering hands-on FPGA development and collaboration with international teams using Vivado, Quartus, and real FPGA hardware such as Zynq UltraScale+.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

FPGA / RTL Design Engineering Intern (VHDL, Verilog, SystemVerilog) – Barcelona
FPGA / RTL Design Engineering Intern (VHDL, Verilog, SystemVerilog) – Barcelona

Keysight Technologies, Inc. • Barcelona

On-site
EUR 6,700 - 11,000
Senior FPGA Engineer: Multi-FPGA Systems & SystemVerilog
Senior FPGA Engineer: Multi-FPGA Systems & SystemVerilog

Keysight Technologies • Barcelona

On-site
EUR 70,000 - 100,000
Hybrid FPGA Engineer - Mid Level, Flexible Hours & Perks
Hybrid FPGA Engineer - Mid Level, Flexible Hours & Perks

Hireroo Ltd • Barcelona

Hybrid
EUR 60,000 - 90,000
Flexible working hours
Hybrid model: 4 days in office, 1 day
Relocation bonus
+7
FPGA Engineer - Mid
FPGA Engineer - Mid

Hireroo Ltd • Barcelona

Hybrid
EUR 60,000 - 90,000
Flexible working hours
Hybrid model: 4 days in office, 1 day
Relocation bonus
+7
Senior FPGA/ASIC Logic Design Engineer - Hybrid (Spain)
Senior FPGA/ASIC Logic Design Engineer - Hybrid (Spain)

Ciklum • Spain

Hybrid
EUR 70,000 - 90,000
Medical insurance
Udemy license
Company-paid certifications
+4
Senior FPGA Development Engineer
Senior FPGA Development Engineer

Keysight Technologies • Barcelona

On-site
EUR 70,000 - 100,000
Senior FPGA/ASIC Logic Design Engineer – Hybrid
Senior FPGA/ASIC Logic Design Engineer – Hybrid

Description Ciklum • Spain

Hybrid
EUR 70,000 - 90,000
Medical insurance
Udemy license
Language courses
+5
Remote FPGA Engineer for SpaceTech: RTL/VHDL & Verification
Remote FPGA Engineer for SpaceTech: RTL/VHDL & Verification

GMV Spain • Pontevedra

Hybrid
EUR 40,000 - 60,000
Health, dental, and accident insurance
Free fruit and lunch every Friday
Personalized career plan development
Senior FPGA/ASIC Logic Design Engineer
Senior FPGA/ASIC Logic Design Engineer

Description Ciklum • Spain

Hybrid
EUR 90,000 - 120,000
Medical insurance
Udemy license
Language courses
+3
Senior FPGA Application Engineer: RTL & IP Expert
Senior FPGA Application Engineer: RTL & IP Expert

GMV Spain • Madrid

Remote
EUR 60,000 - 90,000