Digital Mixed-Signal Verification Engineer (RTL/GLS)

SmartRecruiters, Inc.

Valencia

On-site

EUR 60,000 - 90,000

Full time

32 hours ago
Be an early applicant
Application generator

Get a reply from this recruiter — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Bosch in Valencia is seeking a Digital Mixed Signal Verification Engineer to join our engineering team. You will develop and execute verification strategies for Mixed-Signal SoCs, collaborating with system architects and analog/digital designers to ensure robust verification flows.

Responsibilities include driving verification plans, managing resources, and performing thorough regression and coverage analysis while mentoring multi-site teams.

Qualifications

  • Bachelor's or Master's degree in Electrical/Electronic Engineering, Telecommunications, Computer Science, or a related field.
  • Proven experience in developing validation plans, analyzing test results, and debugging failures at RTL, gate, and schematic levels.
  • Strong working knowledge of SystemVerilog/Verilog and UVM.
  • Experience setting up, running, and debugging Gate-Level Simulations (GLS).
  • Good understanding of DSP techniques and analog schematics.
  • Professional working proficiency in English (C1 level minimum).
  • Valid work authorization for the European Union is required.

Responsibilities

  • Drive specification reviews to generate initial verification plans using Vmanager.
  • Define verification strategies, including optimal partitioning between DMS and DV, and model versus schematic equivalence.
  • Plan and manage resources, schedules, and progress tracking, identifying and addressing potential showstoppers.
  • Implement verification plans, run regressions, and track functional and code coverage.
  • Verify the accuracy and performance of behavioral models against circuit-level simulations and measurements.
  • Perform root-cause analysis and debug issues down to RTL, gate, and schematic levels.
  • Maintain and improve functional verification infrastructure, flows, and UVM methodologies.
  • Provide technical leadership, mentorship, and support across multi-site engineering teams.

Skills

SystemVerilog
UVM
DSP
Analog schematics

Education

Electrical/Electronic Engineering / Telecommunications / Computer Science (Bachelor's or Master's)

Job description

Bosch in Valencia is seeking a Digital Mixed Signal Verification Engineer to join our engineering team. You will develop and execute verification strategies for Mixed-Signal SoCs, collaborating with system architects and analog/digital designers to ensure robust verification flows.

Responsibilities include driving verification plans, managing resources, and performing thorough regression and coverage analysis while mentoring multi-site teams.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

DMS Verification Engineer for Mixed-Signal SoCs
DMS Verification Engineer for Mixed-Signal SoCs

Robert Bosch Group • Comunidad Valenciana

On-site
EUR 45,000 - 70,000
Digital Mixed Signal Verification Engineer
Digital Mixed Signal Verification Engineer

SmartRecruiters, Inc. • Valencia

On-site
EUR 60,000 - 90,000
DMS Verification Engineer
DMS Verification Engineer

Robert Bosch Group • Valencia

On-site
EUR 45,000 - 70,000
Digital RTL/Verilog Engineer for Automotive Networking
Digital RTL/Verilog Engineer for Automotive Networking

Analog Devices • Valencia

On-site
EUR 42,000 - 60,000
Design Verification Engineer: GLS & Emulation (4D/Barcelona)
Design Verification Engineer: GLS & Emulation (4D/Barcelona)

Semidynamics • Barcelona

Hybrid
EUR 48,000 - 64,000
Hybrid work
Barcelona office
Competitive package
+1
Senior GLS & Hardware Emulation Verification Engineer
Senior GLS & Hardware Emulation Verification Engineer

Semidynamics • Barcelona

On-site
EUR 90,000 - 130,000
Barcelona office
WFH one day per week
Work from anywhere week
+1
Senior Mixed-Signal Verification Engineer
Senior Mixed-Signal Verification Engineer

Analog Devices, Inc. • Valencia

On-site
EUR 43,000 - 62,000
Discretionary bonus
Variable compensation
Paid annual leave
+1
Digital Design Engineer: RTL/Verilog for Networking
Digital Design Engineer: RTL/Verilog for Networking

1120 AD Spain • Valencia

On-site
EUR 48,000 - 72,000
Senior AMS DV Engineer — Mixed-Signal Verification Leader
Senior AMS DV Engineer — Mixed-Signal Verification Leader

Analog Devices, Inc. • Spain

On-site
EUR 43,000 - 62,000
Senior LSU Verifier - Hybrid, Barcelona (4d onsite)
Senior LSU Verifier - Hybrid, Barcelona (4d onsite)

Semidynamics • Barcelona

Hybrid
EUR 70,000 - 100,000
4 days per week in Barcelona office (1
1 WFH day per week
Work from anywhere for 1 week
+1