DFT Engineer for ASICs & SoCs

Oesía Group

Rivas-Vaciamadrid

In loco

EUR 55.000 - 75.000

Tempo pieno

10 giorni fa

Una candidatura completa in un minuto

Curriculum e lettera di presentazione personalizzati, pronti da inviare.

Supera i filtri ATS

Descrizione del lavoro

Grupo Oesía is seeking a DFT Engineer to design, implement and optimize test strategies for ASICs/SoCs. You will work in a multidisciplinary team to develop robust test architectures and ensure high coverage across complex silicon.

Your role spans design collaboration, ATPG/MBIST/LBIST validation, and integration with verification and physical implementation teams, with opportunities to contribute to cutting-edge projects across strategic sectors.

Competenze

  • Bachelor's or Master's degree in Electronic Engineering or related field.
  • At least 3 years of experience in Design for Test (DFT) for ASICs or SoCs.
  • Knowledge of scan insertion, ATPG, MBIST, and LBIST.
  • Experience with EDA tools such as Cadence and Synopsys.
  • Nice to have: full ASIC development cycles, silicon validation and bring-up, ARM/RISC-V, and SoC architectures.

Mansioni

  • Design and implement DFT strategies for ASICs and SoC systems.
  • Develop test and diagnostic structures for ICs, including scan chains, MBIST, and LBIST.
  • Participate in test pattern generation and validation (ATPG) activities.
  • Collaborate with design, verification, and physical implementation teams.
  • Analyze coverage metrics and optimize test solutions throughout development.
  • Support silicon validation and manufacturing activities.

Formazione

Bachelor's or Master's degree in Electronic Engineering, Telecommunications Engineering, Industrial Technologies Engineering, or related field

Strumenti

Cadence
Synopsys

Descrizione del lavoro

Grupo Oesía is seeking a DFT Engineer to design, implement and optimize test strategies for ASICs/SoCs. You will work in a multidisciplinary team to develop robust test architectures and ensure high coverage across complex silicon.

Your role spans design collaboration, ATPG/MBIST/LBIST validation, and integration with verification and physical implementation teams, with opportunities to contribute to cutting-edge projects across strategic sectors.

Ottieni la revisione del curriculum gratis e riservata.

o trascina qui il file.

Similar jobs

Offerte di lavoro simili che vale la pena confrontare

Ingeniero/a DFT para ASIC/SoC: Test de Alto Valor
Ingeniero/a DFT para ASIC/SoC: Test de Alto Valor

Cipherbit - Grupo Oesía • Rivas-Vaciamadrid

In loco
EUR 40.000 - 65.000
Ingeniero/a DFT para ASIC/SoC – Test y Bring-up
Ingeniero/a DFT para ASIC/SoC – Test y Bring-up

Oesia • Rivas-Vaciamadrid

In loco
EUR 45.000 - 65.000
Proyectos con impacto real
Desarrollo profesional continuo
Trabajo presencial en Madrid
DFT Engineer ASIC
DFT Engineer ASIC

Oesía Group • Rivas-Vaciamadrid

In loco
EUR 55.000 - 75.000
Senior ASIC Architect - SoC Design for High-Impact Projects
Senior ASIC Architect - SoC Design for High-Impact Projects

Oesía Group • Rivas-Vaciamadrid

In loco
EUR 90.000 - 120.000
Staff DFT Design Engineer - SoC/MBIST Specialist
Staff DFT Design Engineer - SoC/MBIST Specialist

Openchip & Software Technologies • Barcelona

Ibrido
EUR 90.000 - 130.000
Hybrid work environment
Flexible schedule
Senior DFT Architect for Mixed-Signal ASICs
Senior DFT Architect for Mixed-Signal ASICs

Monolithic Power Spain S.L. • Barcelona

In loco
EUR 90.000 - 120.000
Ingeniero/a de diseño para test (DFT) - ASIC/SoC
Ingeniero/a de diseño para test (DFT) - ASIC/SoC

Oesia • Rivas-Vaciamadrid

In loco
EUR 45.000 - 65.000
Proyectos con impacto real
Desarrollo profesional continuo
Trabajo presencial en Madrid
Ingeniero/a de diseño para test (DFT) - ASIC/SoC
Ingeniero/a de diseño para test (DFT) - ASIC/SoC

Cipherbit - Grupo Oesía • Rivas-Vaciamadrid

In loco
EUR 40.000 - 65.000
STAFF DFT ENGINEER
STAFF DFT ENGINEER

Openchip & Software Technologies • Barcelona

Ibrido
EUR 90.000 - 130.000
Hybrid work environment
Flexible schedule
Senior RTL/ASIC Engineer for High-Value SoC Design
Senior RTL/ASIC Engineer for High-Value SoC Design

Oesía Group • Rivas-Vaciamadrid

In loco
EUR 70.000 - 100.000