Aktiviere Job-Benachrichtigungen per E-Mail!
A leading company in semiconductor design is looking for a Senior Digital Verification Engineer to define test bench infrastructure and ensure high-quality digital verification. This role involves close collaboration with the design team and developing efficient methodologies for mixed signal IC verification. Candidates should possess over 3 years of relevant experience and be familiar with UVM and SystemVerilog.
Working as a Senior Digital Verification Engineer,you will: