Aktiviere Job-Benachrichtigungen per E-Mail!

Verification Engineer

Chipright

Deutschland

Vor Ort

EUR 60.000 - 90.000

Vollzeit

Vor 30+ Tagen

Zusammenfassung

A leading company in semiconductor design is looking for a Senior Digital Verification Engineer to define test bench infrastructure and ensure high-quality digital verification. This role involves close collaboration with the design team and developing efficient methodologies for mixed signal IC verification. Candidates should possess over 3 years of relevant experience and be familiar with UVM and SystemVerilog.

Qualifikationen

  • 3+ years of experience in ASIC/IC verification or design.
  • Experience in UVM based verification flow.
  • Familiar with scripting languages like Makefile, Perl, Tcl or Python.

Aufgaben

  • Define test bench infrastructure using SystemVerilog, UVM and Formal.
  • Responsible for complete digital level verification.
  • Modeling of analog functions in SystemVerilog.

Kenntnisse

ASIC/IC Verification
UVM
SystemVerilog
OOP Concepts
Scripting Languages

Tools

SimVision
Verdi
Jasper
0-in
IFV
Model Checking
Jobbeschreibung

Working as a Senior Digital Verification Engineer,you will:

  • Define test bench infrastructure using SystemVerilog, UVM and Formal.
  • Responsible for complete digital level verification.
  • Modeling of analog functions in SystemVerilog.
  • Responsible for complete chip level verification of mixed signal IC.
  • Work closely with design team to architect a new design verification environment and produce high quality verification closure.
  • Infrastructure work including developing scripts, methodologies and tools for efficiency and quality improvements.
What We Are Looking For?
  • 3+ years of experience in ASIC/IC verification or design.
  • Experience in UVM based verification flow.
  • Good understanding of OOP concepts
  • Familiar with scripting language like Makefile, Perl, Tcl or Python.
  • Experience in SimVision or Verdi debug skills.
  • Experience in Assertion and formal verification (Jasper, 0-in, IFV, Model checking) is a plus.

Principal ASIC Verification Recruitment Specialist
Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.
eine PDF-, DOC-, DOCX-, ODT- oder PAGES-Datei bis zu 5 MB per Drag & Drop ablegen.