Senior Engineer “Digital Hardware Design” (m/w/d)

Barkhausen Institut

Dresden

Hybrid

EUR 53,000 - 75,000

Full time

3 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Open team
Agile hours
Cross-disciplinary projects
Future technologies
Flat hierarchies
Flexible teams

Job summary

The Barkhausen Institut seeks a Senior Engineer “Digital Hardware Design” (m/w/d) to design, develop and integrate digital hardware for ASIC and FPGA platforms within the Scalable Computing Hardware group. The role includes leading architecture concepts and hands-on RTL verification using Cadence, Synopsys and open-source tools.

Applicants should hold an MSc/Diploma in electrical engineering or computer science, have 5+ years in ASIC design, and strong Verilog/VHDL and Python skills, plus

Qualifications

  • Above-average MSc./Diploma in electrical engineering or computer science or comparable qualification.

Responsibilities

  • Design digital hardware architectures for ASIC/FPGA designs.
  • Define, plan, and lead hardware architecture concepts.
  • Implement, simulate, and verify digital hardware at RTL level using EDA tools.
  • Support FPGA prototyping and ASIC front-end design through tape-out.
  • Collaborate with backend teams to optimize RTL designs.
  • Set up and manage Git flows and CI/CD pipelines.

Skills

Verilog/VHDL
Python
English
German

Education

M.Sc./Diploma in Electrical Engineering or Computer Science

Tools

Cadence
Synopsys
Open-source tools

Job description

Senior Engineer “Digital Hardware Design” (m/w/d)

The Barkhausen Institut performs research on the latest hardware, software and communication technologies and demonstrates their application in tomorrow’s society. Our goal is to build a flexible and trustworthy IoT platform based on reliable electronics and secure communication methods.

The group Scalable Computing Hardware is developing a secure and dependable multiprocessor system-on-chip (MPSoC) to establish a hardware platform for applications in the area of connected electronic systems.

At the earliest possible date we are looking for a

Senior Engineer “Digital Hardware Design” (m/w/d)

The position will initially be filled for a period of 2 years and will be remunerated in line with TV-L E-13.

Your responsibilities will include
  • Designing, developing and integrating digital hardware architectures for ASIC and FPGA designs
  • Independently defining, planning, and leading hardware architecture concepts
  • Implementing, simulating, and verifying digital hardware on RTL level using EDA software tools
  • Supporting FPGA prototyping and ASIC front-end design through to tape-out
  • Collaborating with backend teams to analyze and optimize RTL designs
  • Setting up and managing Git flows and CI/CD pipelines
We expect the following
  • Above-average M.Sc./Diploma degree in the field of electrical engineering/computer science or a comparable qualification
  • An integrative and cooperative personality with excellent communication and social skills
  • Very strong programming skills in Verilog/VHDL and Python
  • At least 5 years of professional experience in ASIC design, including working with modern EDA software tools (Cadence, Synopsys, open-source)
  • Very good communication and writing skills in English and German
  • Basic technical knowledge in the areas of processor systems and hardware security
What we provide
  • An open and creative team
  • Agile working hours and workflows
  • Cross-disciplinary projects
  • Work on future technologies
  • Flat hierarchies for your ideas and flexible teams
  • Our remuneration is based on the collective agreement for the federal states. If you meet all the professional requirements (diploma/master’s degree or doctorate), this position is classified as TV-L E 13. Depending on your professional experience, the basic monthly salary ranges between €4.759,37 and €6.764,69. We will be happy to provide more details during the interview.

Life and science are compatible at our institute. We offer a range of recognised family-friendly measures, such as part‑time work, mobile working and flexible working hours that take family needs into account. We also offer support for arriving in Dresden (all formalities, apartment etc.).

Barkhausen Institut strives for gender and diversity equality. We welcome applications from all backgrounds. Severely disabled persons are given preference in the event of equal suitability.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Engineer “Digital Hardware-Design” (m/w/d)
Senior Engineer “Digital Hardware-Design” (m/w/d)

Barkhausen Institut • Dresden

On-site
EUR 53,000 - 75,000
Gleitzeit
Mobiles Arbeiten
Familienfreundliche Maßnahmen
+1
Barkhausen Institut gGmbH: Senior Engineer “Digital Hardware-Design” (m/w/d)
Barkhausen Institut gGmbH: Senior Engineer “Digital Hardware-Design” (m/w/d)

Barkhausen Institut gGmbH • Dresden

On-site
EUR 53,000 - 75,000
Flexible Arbeitszeiten
Mobiles Arbeiten
Unterstützung bei der Ankunft in Dresd
+1
Barkhausen Institut gGmbH: Research Associate “Layout Engineer” (m/f/d)
Barkhausen Institut gGmbH: Research Associate “Layout Engineer” (m/f/d)

Hochschule für Technik und Wirtschaft Dresden • Dresden

On-site
EUR 52,000 - 73,000
Senior Hardware Developer (m/f/d)
Senior Hardware Developer (m/f/d)

Ebs Group • Hamburg, Kiel

Remote
EUR 70,000 - 95,000
D-Ticket Zuschuss
Betriebliche Altersvorsorge
Gesundheitsangebote
Development Engineer FPGA/ASIC (m/w/d)
Development Engineer FPGA/ASIC (m/w/d)

HENSOLDT • Ulm

On-site
EUR 60,000 - 90,000
Mixed-Signal ASIC Design Engineer for Analog Frontends and ADCs (f/m/div.)
Mixed-Signal ASIC Design Engineer for Analog Frontends and ADCs (f/m/div.)

Bosch • Baden-Württemberg

On-site
EUR 79,000 - 97,000
Bosch Pension Plan
Bonus based on company success
Flexible working models
Senior FPGA Entwickler (m/w/d)
Senior FPGA Entwickler (m/w/d)

Heidelberg Engineering • Heidelberg

On-site
EUR 70,000 - 95,000
Homeoffice‑Modell
30 Tage Urlaub + Weihnachts- & Silvest
Betriebliche Altersvorsorge
+3
Lead Engineer Analog ASIC Design (f/m/div.)
Lead Engineer Analog ASIC Design (f/m/div.)

Bosch • Baden-Württemberg

On-site
EUR 79,000 - 97,000
Bosch pension plan
Flexible Arbeitsmodelle
Mobile working und Job Sharing
Hardware Development Engineer (m/w/d)
Hardware Development Engineer (m/w/d)

Orizon GmbH • Bremen

Hybrid
EUR 52,000 - 68,000
Remote-Arbeit 40%
Flexibles Arbeitszeitkonto
Fort- und Weiterbildung vollständig ab
+1
Senior Digital ASIC Design Engineer Verification (m/f/d)
Senior Digital ASIC Design Engineer Verification (m/f/d)

Labo • Böblingen

Hybrid
EUR 70,000 - 110,000
Bonusprogramm
Bike-Leasing
Gesundheitstage