Ph.D. Candidate in Functional Safety for AI Accelerators - Contract Duration 3 Years (f/m/d)

Cadence Design Systems; München; Hybrid; EUR 55.000 - 85.000; Vollzeit

Zusammenfassung

An innovative company is seeking a highly motivated PhD candidate to join a pioneering project focusing on the functional safety of AI accelerators. This role offers an exciting opportunity to contribute to cutting-edge research, developing advanced methodologies to enhance safety verification processes. You will work in a hybrid model, collaborating with experts in the field and utilizing state-of-the-art EDA tools. If you are passionate about technology and eager to make a significant impact in the world of AI hardware, this position is perfect for you.

Qualifikationen

• MSc or equivalent in relevant engineering or computer science field.
• Solid understanding of digital IC design and verification methodologies.

Aufgaben

• Research on functional safety aspects of AI accelerators aligned with ISO 26262 standards.
• Develop safety mechanisms and optimize verification techniques for AI hardware.

Kenntnisse

Hardware Description Languages (Verilog, VHDL)

Digital IC Design

Verification Methodologies

Functional Safety

Ausbildung

MSc in Electrical Engineering

MSc in Computer Engineering

MSc in Computer Science

Jobbeschreibung

Ph.D. Candidate in Functional Safety for AI Accelerators - Contract Duration 3 Years (f/m/d)

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We are seeking a highly motivated PhD candidate to join the TIRAMISU project (Training and Innovation in Reliable and Efficient Chip Design for Edge AI, https://tiramisu-project.eu/).

The research will focus on the functional safety aspects of AI accelerators, aligned with ISO 26262 standards, utilizing state-of-the-art EDA tools. The PhD work involves identifying safety-critical components of AI accelerators and developing advanced safety analysis methodologies.

The goal is to develop safety mechanisms and optimize safety verification techniques, including simulation-based fault injection and formal verification, to enhance AI hardware safety. These methods will be integrated into Cadence’s functional safety toolchain, contributing to a novel methodology that improves safety verification processes and accelerates time-to-market for AI accelerators.

Required qualifications:

• MSc (or equivalent) in Electrical Engineering, Computer Engineering, Computer Science, or a related discipline
• Solid understanding of digital IC design and verification methodologies
• Proficiency in hardware description languages (e.g., Verilog, VHDL) and programming
• Background in functional safety is desirable
• Ability to work in a hybrid model within a modern office environment

If you are interested, do not hesitate to contact us.

We’re doing work that matters. Help us solve what others can’t.

About the company

Cadence Design Systems, Inc., headquartered in San Jose, California, in the North San Jose Innovation District, is an American multinational electronic design automation software and engineering services company, founded in 1988 by the merger of SDA Sy... (more details could be added here for completeness)