Digital Verification Engineer

TN Germany; Deutschland; Vor Ort; EUR 60.000 - 100.000; Vollzeit

Zusammenfassung

An innovative company in the semiconductor industry is seeking a Digital Verification Engineer to join their Automotive BMS Product Line. In this pivotal role, you will develop cutting-edge digital verification frameworks for complex ICs, focusing on Electric Vehicles. Collaborating closely with senior designers, you will lead verification tasks, create comprehensive test plans, and utilize industry-standard tools to ensure high-quality outputs. If you are passionate about technology and eager to make a significant impact in the EV sector, this position offers an exciting opportunity to advance your career in a dynamic environment.

Qualifikationen

• 5+ years of experience in RTL and gate-level verification.
• Proficient in UVM and System Verilog with strong DV skills.

Aufgaben

• Develop the Digital Verification framework for complex ICs.
• Lead and supervise digital verification tasks across multiple projects.

Kenntnisse

UVM

System Verilog

Digital Verification

Scripting (C shell, Bash, TCL, Python, Perl)

Analytical Skills

Problem-Solving Skills

Ausbildung

BSEE/MSEE or Equivalent

Tools

Formal Verification tools (Synopsys VC Formal, Cadence Jasper Gold)

Jobbeschreibung

Social network you want to login/join with:

Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world --- come join our team and see how YOU can make a difference.

Job Description

MPS is looking for a Digital Verification Engineer to join the Automotive BMS Product Line, focused on solving customers’ challenges in Electric Vehicles (EVs).

In this position, you will develop the Digital Verification framework and infrastructure of complex digital and mixed-signal ICs utilizing leading edge technologies with industry standard ASIC tools.

Responsibilities

• UVM and System Verilog based digital verification environment definition and development
• Verification IP (VIP) standardization, definition, development and documentation
• Integrate VIPs into the digital verification environment
• Development of test plans to fully verify all digital requirements in project specification
• Development of coverage metrics and testcases to fully cover all test plan items
• Digital verification scripting and automation
• Regression infrastructure definition, development and management
• Close interaction with Senior Digital and Analog Designers to develop VIP models and test cases
• Lead and supervise digital verification tasks of multiple projects
• Analyze and debug test results, code coverage and functional coverage
• Digital verification estimation, planning and scheduling to meet tape-out dates

Qualifications

• Requires BSEE/MSEE or Equivalent with emphasis in digital design/VLSI coursework
• 5+ years of experience in both RTL and gate-level verification
• Proficient in digital verification industry languages (UVM, System Verilog) and standards
• Proficient level in DV skills: constraint randomization, SV assertions, coverage metrics, analog and digital DV modeling, DV test plans, and regression analysis
• Skilled with scripting languages such as C shell, Bash, TCL, Python or Perl
• Strong knowledge in verification of low power and multiple power domain designs
• Experience with digital design, including RTL coding in System Verilog, digital synthesis, timing closure and power estimation
• Good written/verbal communication skills and strong teamwork/collaboration
• Self-motivated with attention to detail
• Strong analytical and problem-solving skills with ability to think outside the box
• Knowledge/Experience in the following areas is a plus:Embedded designs and/or firmware developmentKnowledge of functional safety requirements for automotive parts (ASIL)Experience with Formal Verification tools such as Synopsys VC Formal or Cadence Jasper Gold