Aktiviere Job-Benachrichtigungen per E-Mail!

Digital Design Engineer

European Tech Recruit

Nordrhein-Westfalen

Vor Ort

EUR 60.000 - 90.000

Vollzeit

Gestern
Sei unter den ersten Bewerbenden

Erstelle in nur wenigen Minuten einen maßgeschneiderten Lebenslauf

Überzeuge Recruiter und verdiene mehr Geld. Mehr erfahren

Starte ganz am Anfang oder importiere einen vorhandenen Lebenslauf

Zusammenfassung

A leading semiconductor design team in North Rhine-Westphalia seeks experienced Digital Design Engineers. The role involves contributions to architecture and backend flow development of advanced IC technologies, requiring expertise in digital hardware design and EDA tools. Candidates should possess strong scripting skills and a collaborative outlook to drive innovation in digital and mixed-signal circuits.

Qualifikationen

  • 3-5 years experience in digital IC development (mid-level).
  • 6+ years experience with ownership of major IP blocks (senior-level).
  • Detail-oriented with collaborative mindset.

Aufgaben

  • Design and implement digital sub-systems such as signal processing engines.
  • Contribute to digital backend flow including logic synthesis and timing closure.
  • Prepare functional verification environments and support silicon validation.

Kenntnisse

Digital hardware design
Scripting (Python, Perl, Tcl)
Mixed-signal design

Ausbildung

Master’s or PhD in Electrical Engineering

Tools

EDA tools (Cadence, Synopsys, Mentor)

Jobbeschreibung

We're seeking talented Digital Design Engineers to join a leading semiconductor design team in Germany, focused on cutting-edge IC development. This opportunity is ideal for professionals passionate about either RTL design, backend implementation, or both, and eager to work on state-of-the-art technologies in FinFET and FD-SOI processes.

About the Role

You will be part of a multidisciplinary team driving innovation in digital and mixed-signal integrated circuits. Depending on your expertise, you'll contribute to architecture, design, or backend flow development of complex digital systems, ensuring performance, efficiency, and manufacturability at advanced technology nodes.

Key Responsibilities

  • Design and implement digital sub-systems such as signal processing engines, protocol interfaces, or control logic.
  • Define micro-architecture specifications and ensure efficient RTL implementation using Verilog / SystemVerilog or VHDL.
  • Contribute to the digital backend flow : logic synthesis, floorplanning, place-and-route (P&R), timing closure, and signoff checks (STA, DRC, LVS).
  • Support seamless integration of digital components with analog and mixed-signal IP.
  • Prepare functional verification environments, design documentation, and support validation and bring-up of silicon prototypes.
  • For senior engineers) Provide technical leadership, mentor junior engineers, and help shape design methodologies.

Requirements :

  • Proven expertise in digital hardware design and / or physical implementation, with a solid understanding of the full design flow.
  • Hands-on experience with EDA tools from major vendors (Cadence, Synopsys, Mentor) for front-end and back-end flows.
  • Familiarity with low-power design, SoC integration, CDC, and modern node constraints (e.g., 22FDX, 16nm / 12nm FinFET).
  • Ability to script in languages such as Python, Perl, or Tcl for automation and design productivity.
  • Strong grasp of mixed-signal design environments, DFT principles, and top-level assembly is a plus.
  • Detail-oriented, self-driven, and collaborative mindset.
  • Fluent English, German is a plus.

Qualifications

  • Mid-Level : 3–5 years of experience in digital IC development.
  • Senior-Level : 6+ years with demonstrated ownership of major IP blocks or backend flows.
  • Advanced degree (Master’s or PhD) in Electrical Engineering, Microelectronics, or a related field.

Design Engineer • North Rhine-Westphalia, Germany, Germany

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.
eine PDF-, DOC-, DOCX-, ODT- oder PAGES-Datei bis zu 5 MB per Drag & Drop ablegen.