Research Intern: AI Systems & Hardware Architecture

Huawei

Dübendorf

On-site

CHF 90,000 - 130,000

Full time

13 days ago
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Huawei Technologies Switzerland AG is seeking a highly skilled candidate to advance server architecture research, analyzing modern workloads, reading top-tier papers, and prototyping acceleration strategies across software and hardware interfaces.

Join a collaborative team exploring AI accelerators, compiler backends, and hardware‑software co‑design, with opportunities to publish patents and contribute to cutting‑edge computing systems.

Qualifications

  • Enrolled in Masters/PhD program or completed Masters in Computer Science/Engineering.
  • Knowledge about server workloads in the modern agentic era.
  • Proficient in using agentic workflows with AI tools.
  • Proficient in C/C++, LLVM/MLIR.
  • Knowledge about server CPU and SoC architecture. Experience with computer architecture simulators (gem5-accel, Aladdin, Zsim, Ramulator2, Booksim2, Cacti).
  • Knowledge about intermediate representations, compiler, code generation and backends (lli, mlir-opt).
  • Research acumen in analysing bottlenecks, brainstorming solutions, and evaluating ideas with simulators.
  • Experience in reading, analyzing, critiquing, and implementing research papers.
  • Experience with trace collection and profiling tools.

Responsibilities

  • Understand modern server workloads in the agentic era: Data Analytics, Vector Databases, Graph Neural Networks, Knowledge Graphs, Tokenizer, Embedding Lookups, etc.
  • Read and analyze research papers from architecture and systems conferences (ISCA, MICRO, HPCA, ASPLOS, VLDB, etc.).
  • Collect traces by running complex server benchmark suites, profile and analyze bottlenecks, propose hardware acceleration opportunities and solutions. Write micro‑benchmarks to test hypothesis.
  • Model hardware‑software interface for accelerator integration mechanisms.
  • Investigate cross domain hardware integration and usage scenarios and solutions (software --> compiler --> ISA).
  • Perform experiments via emulation and simulation setups, gather insights, write/publish patent and research papers.

Skills

C/C++
LLVM/MLIR
Server CPU/SoC architecture
Research & analysis
Trace collection & profiling

Education

Masters or PhD in Computer Science/Engineering

Tools

gem5-accel
Aladdin
Zsim
Ramulator2
Booksim2
Cacti
lli
mlir-opt
LLVM/MLIR

Job description

Huawei Technologies Switzerland AG is seeking a highly skilled candidate to advance server architecture research, analyzing modern workloads, reading top-tier papers, and prototyping acceleration strategies across software and hardware interfaces.

Join a collaborative team exploring AI accelerators, compiler backends, and hardware‑software co‑design, with opportunities to publish patents and contribute to cutting‑edge computing systems.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Research Intern on Hardware Acceleration for Agentic-Era Server Workloads
Research Intern on Hardware Acceleration for Agentic-Era Server Workloads

Huawei • Dübendorf

On-site
CHF 90,000 - 130,000
Research Intern: Next-Gen Rack & SuperPod Architectures
Research Intern: Next-Gen Rack & SuperPod Architectures

Huawei • Zürich

On-site
CHF 90,000 - 130,000
Research Intern: CPU Microarchitecture & Memory Hierarchy
Research Intern: CPU Microarchitecture & Memory Hierarchy

Huawei • Zürich

On-site
CHF 70,000 - 90,000
Lead AI Compiler Architect for Next-Gen Compute
Lead AI Compiler Architect for Next-Gen Compute

Huawei • Zürich

On-site
CHF 120,000 - 160,000
Senior Researcher AI Compiler Architecture
Senior Researcher AI Compiler Architecture

Huawei • Zürich

On-site
CHF 120,000 - 160,000
Exascale Agentic AI Researcher - Architecture & Algorithms
Exascale Agentic AI Researcher - Architecture & Algorithms

Huawei • Zürich

On-site
CHF 110,000 - 170,000
Competitive salary
State-of-the-art technology access
Professional development
+1
Research Intern – Adaptive CPU Microarchitecture and Memory Hierarchy
Research Intern – Adaptive CPU Microarchitecture and Memory Hierarchy

Huawei • Zürich

On-site
CHF 70,000 - 90,000
(Senior) Researcher in SoC Architecture
(Senior) Researcher in SoC Architecture

Huawei • Zürich

On-site
CHF 130,000 - 170,000
Senior SoC Architect for Wireless & HPC Innovation
Senior SoC Architect for Wireless & HPC Innovation

Huawei • Zürich

On-site
CHF 130,000 - 170,000
Agentic System-Level Hardware Design Intern
Agentic System-Level Hardware Design Intern

InternHunt • Zürich

On-site
CHF 20,000 - 31,000