Radiation-Tolerant RISC-V ASIC Designer

Big Science Sweden

Genf

Hybrid

CHF 120,000 - 150,000

Full time

48 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

CERN is seeking a highly skilled engineer to develop a radiation-tolerant microcontroller ASIC for use in particle physics detectors and accelerator systems. The role focuses on architecture, RTL, verification, and post-silicon validation within the SOCRATES framework based on a RISC-V core.

The successful candidate will participate in the full development cycle from requirements to tapeout, ensuring robust embedded electronics in challenging radiation environments.

Qualifications

  • Master's degree required with 2–6 years of professional experience or PhD with up to 3 years since graduation.
  • No bachelor-only applicants are eligible.
  • Candidates must be nationals of CERN Member or Associate Member States.
  • Please review the specific criteria listed for this position.

Responsibilities

  • Analyse application requirements across CERN systems to define technical specs for the microcontroller ASIC.
  • Architect, design, and validate a radiation-tolerant MCU ASIC in 65 nm or 28 nm CMOS technology.
  • Assist in SoC architecture selection and configuration of a suitable RISC-V core.
  • Design, integrate, and verify peripheral IP blocks within the CERN SOCRATES framework.
  • Apply fault-tolerant design methods including TMR and SEU mitigation.
  • Contribute to RTL development, verification, and tapeout processes.
  • Participate in post-silicon validation and device characterization.

Skills

RISC-V core
ASIC design
Radiation-tolerant
CMOS tech
Embedded systems

Education

Master's degree in EE/CS
PhD

Tools

Verilog
VHDL

Job description

CERN is seeking a highly skilled engineer to develop a radiation-tolerant microcontroller ASIC for use in particle physics detectors and accelerator systems. The role focuses on architecture, RTL, verification, and post-silicon validation within the SOCRATES framework based on a RISC-V core.

The successful candidate will participate in the full development cycle from requirements to tapeout, ensuring robust embedded electronics in challenging radiation environments.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Digital ASIC Designer
Digital ASIC Designer

Big Science Sweden • Genf

Hybrid
CHF 110,000 - 140,000
Digital ASIC Designer, EP-ESE-ME
Digital ASIC Designer, EP-ESE-ME

Big Science Sweden • Genf

Hybrid
CHF 120,000 - 150,000
Digital ASIC & System Design Engineer
Digital ASIC & System Design Engineer

Big Science Sweden • Genf

Hybrid
CHF 90,000 - 150,000
Digital ASIC & System Engineer for Detector Electronics
Digital ASIC & System Engineer for Detector Electronics

CERN • Genf

Hybrid
CHF 90,000 - 120,000
Monthly stipend support for degree
30 days leave + annual closure
Health insurance coverage
+4
Mixed-Signal IC Design Engineer
Mixed-Signal IC Design Engineer

Big Science Sweden • Genf

Hybrid
CHF 64,563 - 83,010
Systems and Digital ASIC Engineer
Systems and Digital ASIC Engineer

Big Science Sweden • Genf

Hybrid
CHF 90,000 - 150,000
CERN Digital IC Design & Validation Engineer
CERN Digital IC Design & Validation Engineer

Big Science Sweden • Genf

Hybrid
CHF 64,126 - 82,448
RISC-V Digital Design Engineer
RISC-V Digital Design Engineer

Mosaic SoC • Zürich

Hybrid
CHF 110,000 - 160,000
Mixed-Signal IC Test Engineer
Mixed-Signal IC Test Engineer

Big Science Sweden • Genf

Hybrid
CHF 80,000 - 100,000
FPGA & SoC Firmware Engineer - Real-Time DSP
FPGA & SoC Firmware Engineer - Real-Time DSP

CERN • Genf

On-site
CHF 71,000 - 78,000
Health insurance
Pension scheme
Relocation package
+1