Signal and Power Integrity Engineer - New Grad

ciena

Ottawa

On-site

CAD 75,000 - 120,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical coverage
Dental insurance
Vision plans
ESPP
EAP

Job summary

Ciena seeks a Signal Integrity/Power Integrity (SI/PI) Engineer to contribute to high-speed interconnect and chip designs for AI-driven networking systems. You will work across simulation, analysis, and laboratory validation to advance interconnect technologies for next-generation networking performance.

The role involves collaborating with cross-functional teams, building EM models, and validating SI/PI results in the lab.

Qualifications

  • Master's degree in Electrical Engineering or Bachelor's in Electrical Engineering or related discipline.
  • Experience with SI/PI simulation and analysis tools (HFSS, SIwave, ADS, Sigrity, MATLAB).
  • Experience with EDA tools (Cadence Allegro or similar).
  • Knowledge of PCB/package design, high-speed signaling, PDN, IR drop, transmission lines.

Responsibilities

  • Collaborate with cross-functional teams to design interconnect structures for ASIC packages and high-speed transitions.
  • Build 2D/3D EM models for simulation and analysis.
  • Perform SI and PI simulations and validate with laboratory measurements.
  • Characterize interconnect performance from simulations to meet link requirements.
  • Document findings and present results to teams.

Skills

SI/PI simulation
HFSS
SIwave
ADS
Sigrity
MATLAB
Cadence Allegro
EM modeling
lab measurements
teamwork

Education

Master's in Electrical Engineering
Bachelor's in Electrical Engineering

Tools

Cadence Allegro
HFSS
SIwave

Job description

As the global leader in high-speed connectivity, Ciena builds the critical infrastructure powering the AI era. We're a technology company shaping the future of networking, guided by innovation, integrity, and collaboration. Through development opportunities, meaningful work, and flexibility, Ciena supports growth and well-being-on and off the job. Connect with a career that matters.

Ciena is seeking a Signal Integrity/Power Integrity (SI/PI) Engineer to contribute to high-speed interconnect and chip designs for AI-driven networking systems. The role contributes to the development and validation of complex interconnect technologies supporting next-generation networking performance. The successful candidate will contribute across simulation, analysis, and laboratory validation activities.

How you will make an impact:
  • Collaborate with cross-functional teams to design and develop complex interconnect structures, including ASIC packages and high-speed transitions for SerDes and RF links.
  • Interpret design requirements and build 2D/3D electromagnetic (EM) models for simulation and analysis.
  • Perform signal integrity and power integrity simulations and validate results through laboratory measurements.
  • Design and characterize interconnect performance based on simulation outcomes and link-level requirements.
  • Document findings, prepare technical reports, and present results to cross-functional teams.
The must haves:
  • Education: Master's degree in Electrical Engineering OR Bachelor's degree in Electrical Engineering or a related discipline.
  • Experience: Previous internship, co-op, or applied project experience in the application of SI/PI simulation and analysis tools, including HFSS, SIwave, ADS, Sigrity, and MATLAB.
  • Utilization of Cadence Allegro or similar EDA tools.
  • Application of PCB and package design principles, high-speed signaling, power delivery networks (PDN), IR drop analysis, and transmission line theory.
  • Exposure to laboratory test instruments, including VNA, oscilloscope, BERT, and spectrum analyzer.
  • Demonstrated teamwork, communication, problem-solving, and continuous learning capabilities.
Nice to haves:
  • Education: PhD in Electrical Engineering or a related discipline.
  • Background in semiconductor, RF, or high-speed circuit design.
Pay range:

The annual pay range for this position is $75,100 - 119,900 CAD.

Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.

Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission.

Benefits:
  • medical
  • dental
  • vision plans
  • participation in 401(K) (USA) & DCPP (Canada) with company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • company-paid holidays
  • paid sick leave
  • vacation time

We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence.

Equal Opportunity and Inclusion:

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Mixed Signal Designer Intern
Mixed Signal Designer Intern

Ciena Corporation • Canada

Hybrid
CAD 35,000 - 48,000
Employee Assistance Program (EAP)
Company-paid holidays
Paid sick leave
+1
Hardware Engineer - New Grad
Hardware Engineer - New Grad

Ciena • Ottawa

On-site
CAD 75,000 - 120,000
401(K) and DCPP with company matching
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
+2
Senior ASIC Design Engineer - Client IP
Senior ASIC Design Engineer - Client IP

Ciena • Ottawa

Hybrid
CAD 109,000 - 174,000
Medical Insurance
Dental Insurance
Vision Plans
+7
Mixed Signal IP Integration Engineer – New Grad
Mixed Signal IP Integration Engineer – New Grad

Ciena Corporation • Ottawa

On-site
CAD 75,000 - 120,000
Medical benefits
Dental benefits
Vision benefits
+5
Routing/IP Software Engineer - New Grad
Routing/IP Software Engineer - New Grad

Ciena Canada • Ottawa

On-site
CAD 72,000 - 115,000
Medical benefits
Dental benefits
Vision plans
+6
Senior ASIC Design Engineer - Client IP
Senior ASIC Design Engineer - Client IP

Ciena Corporation • Ottawa

On-site
CAD 109,000 - 174,000
Medical, dental, and vision plans
401(K)/DCPP with company matching
Employee Stock Purchase Program (ESPP)
+2
Mixed Signal Design Engineer
Mixed Signal Design Engineer

Ciena Corporation • Ottawa

On-site
CAD 91,000 - 145,000
Senior Analog RF Design Engineer
Senior Analog RF Design Engineer

Ciena Corporation • Ottawa

On-site
CAD 114,000 - 182,000
Medical plan
Dental plan
Vision plan
+3
Senior Physical Design Engineer
Senior Physical Design Engineer

Ciena Corporation • Ottawa

On-site
CAD 109,000 - 174,000
Medical, dental, and vision plans
Employee Stock Purchase Program (ESPP)
401(K) / DCPP with company matching
+3
Routing/IP Software Engineer - New Grad
Routing/IP Software Engineer - New Grad

Ciena Canada ULC • Ottawa

On-site
CAD 101,000 - 161,000