Hardware Engineer - New Grad

Ciena

Ottawa

On-site

CAD 75,000 - 120,000

Full time

6 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

401(K) and DCPP with company matching
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Company-paid holidays, paid sick leave
Vacation time

Job summary

Ciena is hiring in Ottawa for a Wavelogic analog design role. You will contribute to mixed-signal IP blocks, including DAC/ADC, SERDES, and precision analog circuits, in a state-of-the-art lab using advanced CMOS/BiCMOS processes.

Working with Cadence, Mentor, and Synopsys tools, you will design blocks under senior guidance, collaborate across teams to deliver from schematic to GDSII, and help characterize circuits from test chips to production. Excellent communication in English is required.

Qualifications

  • Pursuing or completed degree in electrical engineering or related field.
  • Internship/co-op experience in analog/mixed-signal design.
  • Experience leading designs in BiCMOS/CMOS tech.
  • Strong organizational and written/oral communication in English.
  • Proficient with Cadence, Mentor and Synopsys analog design tools.

Responsibilities

  • Design complete and detailed analog blocks under guidance of a senior analog design engineer.
  • Collaborate with layout team members on implementation through full GDSII delivery to integration partner.
  • Provide regular status updates and participate in team meetings.
  • Characterize analog circuits in the lab from test chips to full product implementations.

Skills

Analog/mixed-signal design
CMOS BiCMOS design
Problem solving
Technical English communication
Team collaboration

Education

Bachelor’s degree in Electrical Engineering (BSEE)
Master’s or PhD preferred

Tools

Cadence Virtuoso
Mentor Calibre
Synopsys MMSIM
STAR-RC
HFSS or EMX

Job description

As the global leader in high-speed connectivity, Ciena builds the critical infrastructure powering the AI era. We’re a technology company shaping the future of networking, guided by innovation, integrity, and collaboration. Through development opportunities, meaningful work, and flexibility, Ciena supports growth and well-being—on and off the job. Connect with a career that matters.

Join the Wavelogic team developing advanced high-speed analog circuits used in Ciena's optical fiber transmission solutions. The role contributes to mixed-signal IP blocks for the Wavelogic family of products, including high-speed DAC and ADC circuits, SERDES solutions, transimpedance amplifiers, modulator driver circuits, and precision analog circuits for control and monitoring functions. Work spans advanced deep-submicron CMOS and/or BiCMOS design and characterization in Ciena's state-of-the-art lab.

How You Will Make An Impact
  • Design complete and detailed analog blocks under the guidance of a senior analog design engineer.
  • Collaborate with layout team members on overall implementation through full GDSII delivery to Ciena’s integration partner.
  • Provide regular status updates, participate in team meetings, and share experience with the group.
  • Characterize analog circuits in Ciena’s state-of-the-art lab, from test chips through full product implementation, with members of the Analog Macro Integration team.
The Must Haves
  • Education: Working towards completion of Bachelors, Masters or PhD in electrical engineering, computer science or other applicable scientific study.
  • Experience: Previous internship, co-op, or applied project experience relevant to the role.
  • Experience leading designs in advanced BiCMOS and/or CMOS technology.
  • Ability to methodically address technical problems.
  • Excellent organization, written and oral (English) interpersonal skills.
  • Proficiency with use of applicable design tools from Cadence, Mentor and Synopsys for analog design (eg. Virtuoso, Calibre, STAR-RC, MMSIM).
Nice To Haves
  • Experience with 2.5D or 3D E-M tools such as HFSS or EMX.
  • Experience with mixed-signal design validation using state-of the art probing and test equipment.
Pay Range

The salary range for this position is 75,100 - 119,900.

Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.

Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence.

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Mixed Signal Design Engineer
Mixed Signal Design Engineer

Ciena Corporation • Ottawa

On-site
CAD 91,000 - 145,000
Senior ASIC Design Engineer - Client IP
Senior ASIC Design Engineer - Client IP

Ciena • Ottawa

On-site
CAD 109,000 - 174,000
Medical Insurance
Dental Insurance
Vision Plans
+7
Senior ASIC Design Engineer - Client IP
Senior ASIC Design Engineer - Client IP

Ciena Corporation • Ottawa

On-site
CAD 109,000 - 174,000
Medical, dental, and vision plans
401(K)/DCPP with company matching
Employee Stock Purchase Program (ESPP)
+2
Principal Analog Layout Engineer
Principal Analog Layout Engineer

Ciena • Ottawa

On-site
CAD 138,000 - 220,400
Medical, dental, and vision plans
Participation in 401(K) & DCPP with company matching
Employee Stock Purchase Program
+1
Senior Analog Layout Engineer
Senior Analog Layout Engineer

Ciena Corporation • Ottawa

Hybrid
CAD 114,000 - 182,000
Medical, dental, and vision plans
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
+3
Principal Analog Layout Engineer
Principal Analog Layout Engineer

Ciena Corporation • Ottawa

On-site
CAD 138,000 - 220,000
Medical plan
Dental plan
Vision plan
+5
Senior Analog RF Design Engineer
Senior Analog RF Design Engineer

Ciena Corporation • Ottawa

On-site
CAD 114,000 - 182,000
Medical plan
Dental plan
Vision plan
+3
Mixed Signal IP Integration Engineer – New Grad
Mixed Signal IP Integration Engineer – New Grad

Ciena Corporation • Ottawa

On-site
CAD 75,000 - 120,000
Medical benefits
Dental benefits
Vision benefits
+5
Senior Analog Hardware Design Engineer, onsite Kanata
Senior Analog Hardware Design Engineer, onsite Kanata

Ciena Corporation • Ottawa

On-site
CAD 98,000 - 199,000
Analog and Mixed-Signal Modelling Architect (Masters or PhD New Grad)
Analog and Mixed-Signal Modelling Architect (Masters or PhD New Grad)

Ciena Corporation • Ottawa

On-site
CAD 71,000 - 113,000
Medical, dental, vision plans
401(K) USA & DCPP Canada
Employee Stock Purchase Program
+1