Mixed Signal Design Engineer

Ciena Corporation; Ottawa; On-site; CAD 91,000 - 145,000; Full time

Job summary

Ciena Corporation in Ottawa seeks a skilled engineer for the Wavelogic family to design high-precision Sigma-Delta DAC/ADC and develop SystemVerilog models for analog macros, contributing to advanced optical fiber solutions.

The role requires CMOS/BiCMOS design experience, proficiency with Cadence Virtuoso and related tools, and strong English communication. The team collaborates across disciplines and offers competitive pay and benefits.

Qualifications

• Electrical or computer engineering or related scientific degree at BEng/BSc, MEng/MSc, or PhD level.
• Design experience in latest CMOS and BiCMOS technology.
• Proficiency with Cadence Virtuoso/Xcelium/AMS, Synopsys VCS/StarRC, Siemens Questa/Formal/Calibre/SymphonyAMS/AFS.
• Familiarity with SystemVerilog, VerilogAMS, VerilogA, Matlab/Simulink, C/C++, Python.
• Ability to work independently and collaboratively with team members.
• English writing and presentation skills.

Responsibilities

• Design high-precision Sigma-Delta DAC and ADC for control and monitoring.
• Design SystemVerilog models for various analog macros.
• Create IBIS-AMS models for high-speed DAC/ADC SerDes IP at 56–448 Gbd.
• Create design specification documents.
• Collaborate with system, analog, digital, DSP, signal integrity, hardware, firmware, and lab teams.

Skills

CMOS design

BiCMOS design

Cadence Virtuoso

AMS tools

Synopsys VCS

Siemens Questa

Calibre

Questa Formal

SystemVerilog

VerilogAMS

VerilogA

Matlab Simulink

C/C++

Python

Independent work

Team collaboration

English writing

Education

BEng/BSc, MEng/MSc, or PhD in Electrical or Computer Engineering or CS

Tools

UVM

Git

Gradle

Google Tests

RF tools

Signal Integrity tools

DSP tools

SerDes modelling

Job description

As the global leader in high-speed connectivity, Ciena is committed to a people-first approach. Our teams enjoy a culture focused on prioritizing a flexible work environment that empowers individual growth, well-being, and belonging. We’re a technology company that leads with our humanity—driving our business priorities alongside meaningful social, community, and societal impact.

How You Will Contribute

The Wavelogic family of products is widely used in Ciena's optical fiber transmission solutions and is one of the main contributors to Ciena's success in the telecommunications industry. Successful candidates will be joining a vibrant team with a proven track record of success over 30 years of evolution and revolution in the advancement of high-speed circuits used in broadband fiber-optic modems. This team pioneered the introduction of the world’s first high-speed DAC and ADC analog macros that ushered in the era of coherent fiber-optic product solutions.

• Designing the high precision Sigma-Delta DAC and ADC for control and monitoring
• Designing the SystemVerilog models for various analog macros
• Designing the IBIS-AMS models for the high-speed DAC and ADC based SerDes IP running at 56Gbd, 112Gbd, 224Gbd, and 448Gbd
• Creating Design Specification Document
• Interacting with and providing support to the system team, analog team, the digital team, the DSP team, the signal integrity team, the hardware team, firmware team, and the analog lab bring-up team.

The Must Haves

• Electrical or computer engineering, computer science or other applicable scientific degree at the BEng/BSc, MEng/MSc, or PhD level
• Design experience in the latest CMOS and BiCMOS technology
• Proficiency with Cadence Virtuoso/Xcelium/AMS, Synopsys VCS/StarRC, Siemens Questa/Formal/Calibre/SymphonyAMS/AFS
• Familiarity with SystemVerilog, VerilogAMS, VerilogA, Matlab/Simulink, C/C++, Python languages
• Ability to work independently and collaboratively with team members
• Skills of writing and presenting in English

Assets

• Knowledge of UVM, Git, Gradle, Google Tests
• Experience with the RF and Signal Integrity tools DSP, digital, and analog design and modelling in high SerDes application
• AI tools for automation

Pay Range

The annual salary range for this position is $90,600 - $144,800 CAD.

Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available. Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence.

Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination. Ciena is an Equal Opportunity Employer, including disability and protected veteran status. If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Dig deeper into who we are, what we do, and what you can expect as a member of our team. Meet the people who are shaping the future of communication and explore the culture we’ve built together at CienaLife.