Principal High-Speed Analog Circuit Design Engineer

Celero Communications, Inc.

Vancouver

On-site

CAD 150,000 - 200,000

Full time

3 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Celero Communications, Inc. is seeking a Principal High-Speed Analog Circuit Design Engineer to lead the design of high-speed analog blocks for next-generation transceivers and AI interconnect tech.

You will architect circuits, supervise layouts, and drive verification across advanced process nodes from concept to silicon. The role requires a Masters or PhD in EE with 5+ years in analog design, strong tool proficiency (Virtuoso, Spectre, ADE) and experience in CMOS design flows.

Qualifications

  • Master's degree and/or PhD in Electrical Engineering with 5+ years of experience.
  • Strong analog design fundamentals for broadband amplification and clocking.
  • Experience with analog design/verification tools (Virtuoso, Spectre, ADE).
  • Experience in CMOS design/verification flows; self-heating, electromigration, SOA.
  • Familiarity with EM tools (EMX, Momentum, HFSS) is a plus.
  • Knowledge of electromagnetism, lumped models, high-frequency design.
  • Good analog layouts in FinFET and impact on high-speed designs a plus.
  • Strong communication and documentation skills.

Responsibilities

  • High speed analog circuit design, such as high-speed broadband amplifiers (VGA, CTLE, DRV, etc.).
  • Clock generation and distribution (VCOs, PLL, clock distribution, etc.).
  • Fundamental analog blocks (bandgap references, LDOs, temp sensors, etc.).
  • New techniques for the development of next generation optical transceiver.
  • Design of custom passive components, from concept to silicon implementation.
  • Supervise analog layouts within advanced process nodes.
  • System verification and circuit design spec creation.
  • Silicon bring-up, debug and support.
  • Team communication and documentation.

Skills

Analog design
Clock generation
Verification tools

Education

Master's or PhD in EE

Tools

Virtuoso
Spectre
ADE
Post-layout extraction

Job description

Principal High-Speed Analog Circuit Design Engineer

Are you an Analog Design Engineer, who is seeking an amazing opportunity delivering disruptive High Speed Interconnect Technology powering next generation AI? We are looking for an Analog Design Engineer - someone who is excited to join a fast-growing Start-Up Company growing a group of diverse individuals responsible for handling high-speed mixed-signal circuit designs! Candidate will have the opportunity to architect and design circuits for high-performance transceivers and other critical analog functions.

What You Will Do
  • High speed analog circuit design, such as high-speed broadband amplifiers (VGA, CTLE, DRV, etc.)
  • Clock generation and distribution (VCOs, PLL, clock distribution, etc.)
  • Fundamental analog blocks (bandgap references, LDOs, temp sensors, etc.)
  • New techniques for the development of next generation optical transceiver
  • Design of custom passive components, from concept to silicon implementation
  • Supervise analog layouts within advanced process nodes
  • System verification and circuit design spec creation
  • Silicon bring-up, debug and support
  • Team communication and documentation
What You Will Bring
  • Master's degree and/or PhD in Electrical Engineering or related fields with 5+ years of experience
  • Should have strong analog design fundamentals and experience in designing analog circuit blocks for broadband amplification, clock generation and distribution, and/or fundamental analog blocks
  • Experience with analog design and verification tools (Virtuoso, Spectre, ADE, and post layout extraction tools) is a must
  • Experience in advance CMOS design and verification flows (tools to evaluate self-heating, electromigration, safe operating area)
  • Experience with electromagnetic simulation tools (EMX, Momentum, HFSS or other) is a plus
  • Knowledge of the fundamentals on electromagnetism, lump models, and high frequency design
  • Good understanding of analog layouts in FinFET and its effect on high-speed designs is a plus
  • Strong communication and documentation skills

Javier Leon
Talent Acquisition
619-227-3193 cell/text
javier.leon@celero.inc
www.celero.inc

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal Analog Design Engineer
Principal Analog Design Engineer

Celero Communications • Ottawa

On-site
CAD 90,000 - 125,000
Principal Analog Design Engineer
Principal Analog Design Engineer

Celero Communications • Vancouver

On-site
CAD 110,000 - 170,000
Principal Analog Design Engineer | Irvine, CA
Principal Analog Design Engineer | Irvine, CA

Celero Communications, Inc. • Vancouver

On-site
CAD 120,000 - 180,000
Principal Analog Design Engineer | Irvine, CA
Principal Analog Design Engineer | Irvine, CA

Celero Communications, Inc. • Ottawa

On-site
CAD 90,000 - 150,000
Senior High-Speed Analog Architect for AI Interconnects
Senior High-Speed Analog Architect for AI Interconnects

Celero Communications, Inc. • Vancouver

On-site
CAD 150,000 - 200,000
Principal PLL Design Engineer
Principal PLL Design Engineer

Celero Communications, Inc. • Vancouver

On-site
CAD 120,000 - 210,000
Associate Analog Design Engineer
Associate Analog Design Engineer

Semtech • Ottawa

On-site
CAD 70,000 - 75,000
Principal High-Speed Analog Layout Design Engineer | Irvine, CA
Principal High-Speed Analog Layout Design Engineer | Irvine, CA

Celero Communications, Inc. • Ottawa

On-site
CAD 120,000 - 180,000
Lead High-Speed Analog Design Engineer
Lead High-Speed Analog Design Engineer

Celero Communications • Vancouver

On-site
CAD 110,000 - 170,000
Senior High-Speed Analog Layout Architect
Senior High-Speed Analog Layout Architect

Celero Communications, Inc. • Ottawa

On-site
CAD 120,000 - 180,000