Physical Design Engineer

Qualcomm

Markham

On-site

CAD 108,000 - 158,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Annual bonus (discretionary)
RSU grants
Competitive benefits

Job summary

Qualcomm Canada ULC is seeking talented Physical Design Engineers to join our SoC and ASIC Design organization. You will contribute across projects in high-performance computing, AI, mobile, automotive, data center, and next-generation semiconductor technologies.

You will work on floorplanning, CTS, low-power implementation, timing analysis, and design methodologies. Join a fast-paced engineering team with collaboration across architecture, RTL, DFT, verification, and physical design to deliver

Qualifications

  • Bachelor's or higher in Electrical/Computer Engineering or related field.
  • 2+ years of ASIC design, verification, validation, integration, or related work experience.
  • Proficiency with Python, Perl, TCL, Shell scripting, C/C++, and Linux/Unix environments.

Responsibilities

  • Execute and drive all stages of the physical design flow from synthesized netlist to tape-out.
  • Develop and implement physical design solutions for complex, high-speed, and low-power ASICs and SoCs.
  • Perform floorplanning, partitioning, power planning, and IR-drop analysis.
  • Execute placement, CTS, routing, timing optimization, and timing closure across MMMC scenarios.
  • Analyze and resolve timing violations, signal integrity issues, crosstalk, and PD rule violations.
  • Perform RC extraction, physical verification, and formal verification activities.
  • Implement ECOs and support design convergence through sign-off.
  • Collaborate with architecture, RTL, DFT, verification, and methodology teams.
  • Develop automation and productivity tools using scripting and programming languages.

Skills

Python
Perl
TCL
Shell scripting
C/C++
Linux/Unix
ASIC development
Debugging

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related
Master's degree in Science, Engineering, or related field
PhD in Science, Engineering, or related field

Tools

Cadence Innovus
Synopsys Fusion Compiler
Synopsys PrimeTime SI
Formal verification tools

Job description

Company: Qualcomm Canada ULC

Job Area: Engineering Group, Engineering Group > ASICS Engineering

General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drive communication and data processing transformation, helping create a smarter, more connected future for all.

Qualcomm is seeking talented Physical Design Engineers to join our growing SoC and ASIC Design organization. Successful candidates will have the opportunity to contribute across a variety of projects spanning high-performance computing, AI, mobile, automotive, data center, and next-generation semiconductor technologies. Engineers in this role may work on different aspects of Physical Design ASIC and SoC development, including floorplanning, Clock Tree Synthesis, low power implementation, timing analysis, design methodology, automation and enabling new technology nodes.

This is an excellent opportunity to join a fast-paced engineering team developing leading-edge products on advanced process technologies while collaborating with world-class design, verification, implementation, and physical design teams.

Key Responsibilities
  • Execute and drive all stages of the physical design flow from synthesized netlist to tape-out.
  • Develop and implement physical design solutions for complex, high-speed, and low-power ASICs and SoCs.
  • Perform floorplanning, partitioning, power planning, and IR-drop analysis.
  • Execute placement, clock tree synthesis (CTS), routing, timing optimization, and timing closure across Multi-Mode Multi-Corner (MMMC) scenarios.
  • Analyze and resolve timing violations, signal integrity issues, crosstalk effects, and physical design rule violations.
  • Perform RC extraction, physical verification, and formal verification activities.
  • Implement engineering change orders (ECOs) and support design convergence through sign-off.
  • Collaborate with architecture, RTL, DFT, verification, and methodology teams to ensure successful project execution.
  • Contribute to the development of innovative low-power implementation methodologies and customized place-and-route solutions.
  • Develop automation and productivity tools using scripting languages and software development techniques.
Required Qualifications
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
  • 2-10+ years of industry experience or relevant academic/project experience in Physical Design.
Preferred Qualifications
  • Experience in one or more of the following areas:
  • ASIC/SoC Physical Design implementation.
  • Place and Route using Cadence Innovus and/or Synopsys Fusion Compiler.
  • Static Timing Analysis and timing closure using Synopsys PrimeTime SI.
  • Physical verification and design sign-off methodologies.
  • Formal verification techniques and tools.
  • Power domain implementation and low-power design methodologies.
  • Clock Tree Synthesis (CTS), routing, and timing optimization.
  • Low power implementation techniques experience
  • Signal integrity, noise analysis, and MMMC sign-off flows.
  • DFT-aware physical implementation and constraint management.
  • Programming and automation using Python, Perl, TCL, Shell scripting, C/C++, and Linux/Unix environments.
  • Perl/Tcl, Python skills are needed.
  • Strong problem solving and ASIC development/debugging skills.
Minimum Qualifications
  • Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
  • OR
  • Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
  • OR
  • PhD in Science, Engineering, or related field.

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

Pay range and Other Compensation & Benefits
  • $108,000.00 - $158,000.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff Engineer, Physical Design/Implementation Toronto, Ontario, Canada ASICS Engineering
Staff Engineer, Physical Design/Implementation Toronto, Ontario, Canada ASICS Engineering

Qualcomm • Toronto

On-site
CAD 173,000 - 243,000
Physical Design Engineer, Staff
Physical Design Engineer, Staff

QUALCOMM, Inc. • Toronto

On-site
CAD 124,000 - 174,000
Discretionary bonus program
RSU grants
Benefits package
Engineer
Engineer

Qualcomm • Markham

On-site
CAD 90,000 - 135,000
Staff Engineer, Physical Design/Implementation
Staff Engineer, Physical Design/Implementation

Qualcomm • Toronto

On-site
CAD 124,000 - 174,000
Engineer
Engineer

QUALCOMM, Inc. • Markham

On-site
CAD 90,000 - 135,000
SOC Design Engineer
SOC Design Engineer

Qualcomm • Markham

On-site
CAD 130,000 - 180,000
Validation Engineer, Senior Toronto, Ontario, Canada ASICS Engineering Flexible Location Posted a day ago
Validation Engineer, Senior Toronto, Ontario, Canada ASICS Engineering Flexible Location Posted a day ago

Qualcomm • Toronto

Hybrid
CAD 105,000 - 155,000
SOC Design Engineer
SOC Design Engineer

Qualcomm • Vancouver

On-site
CAD 181,000 - 251,000
SOC Design Engineer
SOC Design Engineer

Qualcomm • Toronto

On-site
CAD 181,000 - 251,000
ASICS Design Verification Engineer
ASICS Design Verification Engineer

Qualcomm • Vancouver

On-site
CAD 105,000 - 155,000